Shift Register - Design Techniques for Digital Systems - Lecture Slides, Slides for Digital System Design. Biju Patnaik University of Technology, Rourkela

Digital System Design

Description: In the course of the Design Techniques for Digital Systems, we study the key concept regarding the digital system. The major points in these lecture slides are:Shift Register, Standard Sequential Modules, Register and Counter, Program Counter, Clock Divider, Address Keeper, Sequential Machine, Counter Applications, Arbitrary Sequence, Cascade Counter, K Mapping
Showing pages  1  -  4  of  12
Standard Sequential Modules
1. Register
2. Shift Register
3. Counter
Counter: Applications
Program Counter
Address Keeper: FIFO, LIFO
Clock Divider
Sequential Machine
Modulo-n Counter
Modulo Counter (m<n)
Counter (a-to-b)
Counter of an Arbitrary Sequence
Cascade Counter
The preview of this document ends here! Please or to read the full document or to download it.
Document information
Embed this document:
Docsity is not optimized for the browser you're using. In order to have a better experience please switch to Google Chrome, Firefox, Internet Explorer 9+ or Safari! Download Google Chrome