Exercises for Verilog and VHDL for Engineering's students