



Study with the several resources on Docsity
Earn points by helping other students or get them with a premium plan
Prepare for your exams
Study with the several resources on Docsity
Earn points to download
Earn points by helping other students or get them with a premium plan
Main points of this exam paper are: Boolean Function, Space Provided, Computer Engineering, Sheet of Paper, Transistor Logic, Transistor-To-Transistor, Voltage Ranges, Output Voltage, Computer Design, Hexadecimal and Octal
Typology: Exams
1 / 5
This page cannot be seen from the preview
Don't miss anything!




STUDENT NAME and NUMBER:
(PLEASE PRINT CLEARLY)
REMARKS: 1. All questions should be answered (in the space provided).
DATE: June 11, 2001 TIME: 12:00 p.m. - 1:10 p.m.
Marks:
Total:
Q
Q
Q
Q
Georgia Institute of Technology
Department of Electrical and Computer Engineering
ECE2030: Introduction to Computer Engineering
Q
a) The diagram below shows output voltage ranges for typical TTL (transistor-to-transistor logic). Describe
the purpose for the three voltage ranges for computer design and give some justification for their size.
b) Convert the following radix-2 number (binary number) to hexadecimal and octal.
2
->
c) Expand the following hexadecimal number to decimal?
F5A.
16
->
V
Hmax
V
Hmin
V
Lmin
V
Lmax
5.5 V
4.0 V
1.0 V
-0.5 V
2
3
1
Region 1 is for the logic level 1 and region 3 for logic level 0.
Region 2 is a zone that separates the other two regions so that
noise or voltage variations will not make a logic level 1 a 0 or a
logic level 0 a 1. The size of the voltage ranges allow the
introduction of small signal noise or voltage variations without
affecting the measured logic level.
hexadecimal
octal
16
8
/
/
/
/
/
/
Use Boolean algebra to expand the following Boolean function into a product-of-maxterms standard form.
Once expanded, express the Boolean function in -notation.
a) Extract the Boolean expressions for the outputs in the following gate diagram.
b) For the previous question, mark each gate with the number of transistors required to implement this gate
diagram using CMOS technology (i.e. nMOS and pMOS transistors).
What is the total number of transistors required?
F a b c( , , ) a b
( ) c
a b
( )c ac bc
ac b
( ) ac c
= ( a +b) ( b +c) ( )c = ( a + b +cc) ( aa + b +c) ( aa + bb +c)
= ( a + b +c) ( a + b +c) ( a + b +c) ( a + b +c) ( aa + bb +c)
= ( a + b +c) ( a + b +c) ( a + b +c) ( a + bb +c) ( a + bb +c)
= ( a + b +c) ( a + b +c) ( a + b +c) ( a + b +c) ( a + b +c)
A
B
F
C
D
E
G
8
8
2
2
0/2/
4
4
6
22 + 24 + 6 + 2*8 = 34 transistors without buffer
For the expression below, create a switch level implementation using CMOS technology with nMOS and
pMOS transistors. Assume the inputs and their complements are available. Your design should contain no shorts
or floats. Use as few transistors as possible, but do not simplify the expression.
out = ( AB +AB) ( C +D E( +F)) +GH
out
Shown below are two Karnaugh maps. The ‘X’s indicate “don’t cares” and should be used to form a mini-
mum number of prime implicants. For the following questions, circle and list ALL of the essential and non-
essential prime implicants. Also, write out ALL simplified Boolean functions of the form requested if more than
one simplified Boolean function exists for the Karnaugh map.
a) Given the following Karnaugh map, derive the simplified sum-of-products (SOP) expression.
b) Given the following Karnaugh map, derive the simplified product-of-sums (POS) expression.
prime implicants
essential?
yes no
00
01
11
10
00 01
11
10
(SOP)
or
prime implicants
essential?
yes no
00
01
11
10
00 01
11
10
(POS)