Digital Logic: Basic Gates, Boolean Algebra, and Circuits, Study notes of Computer Architecture and Organization

The fundamentals of digital logic, including basic gates (not, and, or, buffer, xor, xnor, nand, nor), boolean algebra identities, and the design of combinational circuits using examples such as a line follower and half adder. It also introduces various types of flip-flops and sequential circuits.

Typology: Study notes

2010/2011

Uploaded on 09/01/2011

visir66
visir66 🇮🇳

4.4

(74)

97 documents

1 / 59

Toggle sidebar

This page cannot be seen from the preview

Don't miss anything!

bg1
Digital logic Circuits
pf3
pf4
pf5
pf8
pf9
pfa
pfd
pfe
pff
pf12
pf13
pf14
pf15
pf16
pf17
pf18
pf19
pf1a
pf1b
pf1c
pf1d
pf1e
pf1f
pf20
pf21
pf22
pf23
pf24
pf25
pf26
pf27
pf28
pf29
pf2a
pf2b
pf2c
pf2d
pf2e
pf2f
pf30
pf31
pf32
pf33
pf34
pf35
pf36
pf37
pf38
pf39
pf3a
pf3b

Partial preview of the text

Download Digital Logic: Basic Gates, Boolean Algebra, and Circuits and more Study notes Computer Architecture and Organization in PDF only on Docsity!

Digital logic Circuits

Basic Gates

  • (^) NOT
  • (^) AND
  • (^) OR
  • (^) BUFFER
  • (^) XOR - ODD
  • (^) XNOR - EVEN
  • (^) NAND
  • (^) NOR

Boolean Algebra Identities

Complement Laws x + ~x = 1 x · ~x = 0 Law of the Double Complement ~(~x) = x Idempotent Laws x + x = x x · x = x Identity Laws x + 0 = x x · 1 = x Dominance Laws x + 1 = 1 x · 0 = 0 Commutative Laws x + y = y + x x · y = y · x Associative Laws x + (y + z) = (x + y) + z x · (y · z) = (x · y) · z Distributive Laws x + (y · z) = (x + y) · (x + z) x · (y + z) = (x · y)+(x · z) DeMorgan's Laws ~(x · y) = ~x + ~y ~(x + y) = ~x · ~y Absorption Laws x · (x + y) = x x + (x · y) = x Simplification Laws

x · (~x + y) = x · y

x + (~x · y) = x + y

Combinational Circuits

Example – Line Follower

Example – Line follower

L C R O1 O

Half Adder

Full Adder

Implementation of Full Adder using two half adder S=x XOR y XOR z C=xy + (x XOR y) and z

Clocked SR Flip Flop

  • (^) S
  • (^) R
  • (^) Q
  • (^) C
  • (^) Q

Clocked SR Flip Flop Truth Table

S R Qt+1 nQ clk 0 0 Qt nQt 1 0 1 0 1 1 1 0 1 0 1 1 1 indetermina te indetermina te

D Flip Flip Truth Table

D Qt+1 nQ clk 0 0 1 1 1 1 0 1

D Flip Flop Timing Diagram

T
T
T

JK Flip Flop Truth Table

J K Qt+1 nQ clk 0 0 Qt nQt 1 0 1 0 1 1 1 0 1 0 1 1 1 nQt Qt 1

JK Flip Flop Timing Diagram

T
T
T
T
T