Solutions to ECE2030E Homework: Logic Design and CMOS Circuits, Assignments of Electrical and Electronics Engineering

The solutions to homework #3 of the ece2030e course, focusing on logic design and cmos circuits. It includes simplified expressions and custom cmos circuit implementations for various boolean functions.

Typology: Assignments

Pre 2010

Uploaded on 08/04/2009

koofers-user-e4m
koofers-user-e4m 🇺🇸

10 documents

1 / 5

Toggle sidebar

This page cannot be seen from the preview

Don't miss anything!

bg1
ECE2030E Homework #3 Solution
2.10 (a)
Just for kicks-- simplify to SOP
(xy +z)(y+xz)
=xy +yz +xyz +xz
=xy(1 +z)+yz +xz
=xy +yz +xz
PFET network design equation:
x y +y z +x z
NFET network design equation: Use duality!!
(x +y )(y +z )(x +z )
NOTE: YOU CAN ELIMINATE ONE TRANSISTOR FROM THIS DESIGN? CAN
YOU FIND IT?
X
Y
Z
Y
Z
X
X Y
Y Z
Z X
Output
pf3
pf4
pf5

Partial preview of the text

Download Solutions to ECE2030E Homework: Logic Design and CMOS Circuits and more Assignments Electrical and Electronics Engineering in PDF only on Docsity!

ECE2030E Homework #3 Solution

2.10 (a)

Just for kicks-- simplify to SOP

( xy + z )( y + xz ) = xy + yz + xyz + xz = xy ( 1 + z ) + yz + xz = xy + yz + xz

PFET network design equation:

xy + yz + xz

NFET network design equation: Use duality!!

( x + y )( y + z )( x + z )

NOTE: YOU CAN ELIMINATE ONE TRANSISTOR FROM THIS DESIGN? CAN

YOU FIND IT?

X

Y

Z

Y

Z

X

X Y

Y Z

Z X

Output

2.10 (b)

Show custom CMOS circuit implementation of:

( A + B )( B + C )

pFET design equation:

( A + B )( B + C )

nFET design equation: Use duality!!

A ⋅ B + B ⋅ C

A

C

B

B

Output

A

B

B

C

2.13 (a)

Custom CMOS circuit implementation

W

X

W

Z

X

Y

W Y

W Z

Y X

Output

Y

X

X X Y Y

Z Z W W

Standard Gate Implementation of the same Boolean function!!

X Y W Z Output