Study with the several resources on Docsity
Earn points by helping other students or get them with a premium plan
Prepare for your exams
Study with the several resources on Docsity
Earn points to download
Earn points by helping other students or get them with a premium plan
A detailed memory timing diagram explaining the process of reading and writing data to a memory element using cs, r/w, a0, a1, and clk signals. It also covers the roles of setup and hold times, and the impact of chip selection and data bus driving.
Typology: Assignments
1 / 131
This page cannot be seen from the preview
Don't miss anything!
Andrew H. Fagg: Embedded Real-Time Systems: Computer 1
Inputs:
Andrew H. Fagg: Embedded Real-Time Systems: Computer 2
With 2 address bits, how many memory elements can we address? How could we implement each memory element?
Andrew H. Fagg: Embedded Real-Time Systems: Computer 4
When chip select is low:
Andrew H. Fagg: Embedded Real-Time Systems: Computer 5
When chip select is high:
Andrew H. Fagg: Embedded Real-Time Systems: Computer 7
Q A A R/W CS CLK D Data bus not driven
Andrew H. Fagg: Embedded Real-Time Systems: Computer 8
Q A A R/W CS CLK D Memory element 2 is initially in a high state
Andrew H. Fagg: Embedded Real-Time Systems: Computer 10
Q A A R/W CS CLK D Chip is selected
Andrew H. Fagg: Embedded Real-Time Systems: Computer 11
Q A A R/W CS CLK D Address memory element 2
Andrew H. Fagg: Embedded Real-Time Systems: Computer 13
Q A A R/W CS CLK D Clock goes low
Andrew H. Fagg: Embedded Real-Time Systems: Computer 14
Q A A R/W CS CLK D Memory element 2 changes state to low
Andrew H. Fagg: Embedded Real-Time Systems: Computer 16
Q A A R/W CS CLK D Hold time : all inputs must continue to be valid
Andrew H. Fagg: Embedded Real-Time Systems: Computer 17
Q A A R/W CS CLK D
Andrew H. Fagg: Embedded Real-Time Systems: Computer 19
Q A A R/W CS CLK D What happens next?
Andrew H. Fagg: Embedded Real-Time Systems: Computer 20
Q A A R/W CS CLK D On chip select – drive data bus from Q
