RS-232 Communication: Understanding Serial Logic Waveforms and Interfacing Devices, Study notes of Control Systems

An introduction to rs-232 communication, focusing on the waveforms involved in asynchronous serial data transmission. It covers the ttl/cmos serial logic waveform, rs-232 logic waveform, and the use of rs-232 level converters to interface devices with different logic levels. Topics include rs-232 communication basics, waveform analysis, and the importance of level converters.

Typology: Study notes

Pre 2010

Uploaded on 03/16/2009

koofers-user-01b
koofers-user-01b 🇺🇸

2

(1)

10 documents

1 / 2

Toggle sidebar

This page cannot be seen from the preview

Don't miss anything!

bg1
status of the Interrupt Identification Register. However I have never tested this.
Part 4 : Interfacing Devices to RS-232 Ports
RS-232 Waveforms
So far we have introduced RS-232 Communications in relation to the PC. RS-232
communication is asynchronous. That is a clock signal is not sent with the data.
Each word is synchronized using it's start bit, and an internal clock on each side,
keeps tabs on the timing.
Figure 4 : TTL/CMOS Serial Logic Waveform
The diagram above, shows the expected waveform from the UART when using the
common 8N1 format. 8N1 signifies 8 Data bits, No Parity and 1 Stop Bit. The RS-
232 line, when idle is in the Mark State (Logic 1). A transmission starts with a start
bit which is (Logic 0). Then each bit is sent down the line, one at a time. The LSB
(Least Significant Bit) is sent first. A Stop Bit (Logic 1) is then appended to the
signal to make up the transmission.
The diagram, shows the next bit after the Stop Bit to be Logic 0. This must mean
another word is following, and this is it's Start Bit. If there is no more data coming
then the receive line will stay in it's idle state(logic 1). We have encountered
something called a "Break" Signal. This is when the data line is held in a Logic 0
state for a time long enough to send an entire word. Therefore if you don't put the
line back into an idle state, then the receiving end will interpret this as a break
signal.
The data sent using this method, is said to be framed. That is the data is framed
between a Start and Stop Bit. Should the Stop Bit be received as a Logic 0, then a
framing error will occur. This is common, when both sides are communicating at
different speeds.
The above diagram is only relevant for the signal immediately at the UART. RS-232
logic levels uses +3 to +25 volts to signify a "Space" (Logic 0) and -3 to -25 volts for
a "Mark" (logic 1). Any voltage in between these regions (ie between +3 and -3
Volts) is undefined. Therefore this signal is put through a "RS-232 Level Converter".
This is the signal present on the RS-232 Port of your computer, shown below.
Pa
g
e 8 of 16Interfacin
g
The Serial / RS-232 Port
1/19/2006file://W:\dan\lecture
_
notes\
g
e423\s
p
rin
g
06\serial rs232\Interfacin
g
The Serial - RS-232 Po...
pf2

Partial preview of the text

Download RS-232 Communication: Understanding Serial Logic Waveforms and Interfacing Devices and more Study notes Control Systems in PDF only on Docsity!

status of the Interrupt Identification Register. However I have never tested this.

Part 4 : Interfacing Devices to RS-232 Ports

RS-232 Waveforms

So far we have introduced RS-232 Communications in relation to the PC. RS- communication is asynchronous. That is a clock signal is not sent with the data. Each word is synchronized using it's start bit, and an internal clock on each side, keeps tabs on the timing.

Figure 4 : TTL/CMOS Serial Logic Waveform

The diagram above, shows the expected waveform from the UART when using the common 8N1 format. 8N1 signifies 8 Data bits, No Parity and 1 Stop Bit. The RS- 232 line, when idle is in the Mark State (Logic 1). A transmission starts with a start bit which is (Logic 0). Then each bit is sent down the line, one at a time. The LSB (Least Significant Bit) is sent first. A Stop Bit (Logic 1) is then appended to the signal to make up the transmission.

The diagram, shows the next bit after the Stop Bit to be Logic 0. This must mean another word is following, and this is it's Start Bit. If there is no more data coming then the receive line will stay in it's idle state(logic 1). We have encountered something called a "Break" Signal. This is when the data line is held in a Logic 0 state for a time long enough to send an entire word. Therefore if you don't put the line back into an idle state, then the receiving end will interpret this as a break signal.

The data sent using this method, is said to be framed. That is the data is framed between a Start and Stop Bit. Should the Stop Bit be received as a Logic 0, then a framing error will occur. This is common, when both sides are communicating at different speeds.

The above diagram is only relevant for the signal immediately at the UART. RS- logic levels uses +3 to +25 volts to signify a "Space" (Logic 0) and -3 to -25 volts for a "Mark" (logic 1). Any voltage in between these regions (ie between +3 and - Volts) is undefined. Therefore this signal is put through a "RS-232 Level Converter". This is the signal present on the RS-232 Port of your computer, shown below.

Interfacing The Serial / RS-232 Port Page 8 of 16

file://W:\dan\lecture_notes\ge423\spring06\serial rs232\Interfacing The Serial - RS-232 Po... 1/19/

Figure 5 : RS-232 Logic Waveform

The above waveform applies to the Transmit and Receive lines on the RS-232 port. These lines carry serial data, hence the name Serial Port. There are other lines on the RS-232 port which, in essence are Parallel lines. These lines (RTS, CTS, DCD, DSR, DTR, RTS and RI) are also at RS-232 Logic Levels.

RS-232 Level Converters

Almost all digital devices which we use require either TTL or CMOS logic levels. Therefore the first step to connecting a device to the RS-232 port is to transform the RS-232 levels back into 0 and 5 Volts. As we have already covered, this is done by RS-232 Level Converters.

Two common RS-232 Level Converters are the 1488 RS-232 Driver and the 1489 RS-232 Receiver. Each package contains 4 inverters of the one type, either Drivers or Receivers. The driver requires two supply rails, +7.5 to +15v and -7.5 to -15v. As you could imagine this may pose a problem in many instances where only a single supply of +5V is present. However the advantages of these I.C's are they are cheap.

Another device is the MAX-232. It includes a Charge Pump, which generates +10V and -10V from a single 5v supply. This I.C. also includes two receivers and two transmitters in the same package. This is handy in many cases when you only want to use the Transmit and Receive data Lines. You don't need to use two chips, one for the receive line and one for the transmit. However all this convenience comes at a price, but compared with the price of designing a new power supply it is very

Above: (Figure 6) Pinouts for the MAX- 232, RS-232 Driver/Receiver.

Right: (Figure 7) Typical MAX-232 Circuit.

Interfacing The Serial / RS-232 Port Page 9 of 16

file://W:\dan\lecture_notes\ge423\spring06\serial rs232\Interfacing The Serial - RS-232 Po... 1/19/