Logic Gates, Study Guides, Projects, Research of Digital Electronics

Realization of logic gates

Typology: Study Guides, Projects, Research

2015/2016

Uploaded on 09/19/2016

amIndian.
amIndian. 🇮🇳

4

(1)

1 document

1 / 7

Toggle sidebar

This page cannot be seen from the preview

Don't miss anything!

bg1
pf3
pf4
pf5

Partial preview of the text

Download Logic Gates and more Study Guides, Projects, Research Digital Electronics in PDF only on Docsity!

Any logic function can be implemented using NAND gates. To achieve this, first the logic function has to be written in Sum of Product (SOP) form. Once logic function is converted to SOP, then is very easy to implement using NAND gate. In other words any logic circuit with AND gates in first level and OR gates in second level can be converted into a NAND-NAND gate circuit. Consider the following SOP expression FAWXY+XYZ+Y.ZW The above expression can be implemented with three AND gates in first stage and one OR gate in second stage as shown in figure. If bubbles are introduced at AND gates output and OR gates inputs (the same for NOR gates), the above circuit becomes as shown in figure.