EEL6935: Analog Signal Processing - Homework 2 - Prof. John Gregory Harris, Assignments of Electrical and Electronics Engineering

The instructions for homework 2 in the eel6935: analog signal processing course. Students are required to solve circuit problems using given equations and assumptions, and in some cases, use a circuit simulator for verification. Topics covered include transistor behavior, output voltage limitation, and transistor characteristics.

Typology: Assignments

Pre 2010

Uploaded on 03/10/2009

koofers-user-m4l
koofers-user-m4l 🇺🇸

9 documents

1 / 2

Toggle sidebar

This page cannot be seen from the preview

Don't miss anything!

bg1
EEL6935: Analog Signal Processing HW#2
EEL 6935: HW#2
Due Friday, September 27, 2002 in class. Late homework loses
e#of days late 1percentage points. See the current late penalty at
http://www.cnel.ufl.edu/hybrid/harris/latepoints.html
1. Solve for Iout as a function of I1and I2. As usual, first, assume κ= 1
and derive your answer. Then assume κis the same for all transistors
but not equal to one and derive your answer. Show all of your work and
explicitly state all assumptions, e.g. which transistors are in saturation,
subthreshold operation, matching of devices, etc. You will have to think
a little bit more about this circuit than those in HW#1.
I1 I2
Iout
2. Derive another expression for the output voltage limitation of the five-
transistor transconductance amplifier using the following constraint.
Assume that the value of Vout is valid until it changes the output current
by IBfrom its nominal value. Give a simplified rule of thumb for the
limits of Vout and, as usual, state all of your assumptions.
J.G. Harris September 16, 2002 1
pf2

Partial preview of the text

Download EEL6935: Analog Signal Processing - Homework 2 - Prof. John Gregory Harris and more Assignments Electrical and Electronics Engineering in PDF only on Docsity!

EEL6935: Analog Signal Processing HW#

EEL 6935: HW#

Due Friday, September 27, 2002 in class. Late homework loses e#^ of^ days late^ − 1 percentage points. See the current late penalty at http://www.cnel.ufl.edu/hybrid/harris/latepoints.html

  1. Solve for Iout as a function of I 1 and I 2. As usual, first, assume κ = 1 and derive your answer. Then assume κ is the same for all transistors but not equal to one and derive your answer. Show all of your work and explicitly state all assumptions, e.g. which transistors are in saturation, subthreshold operation, matching of devices, etc. You will have to think a little bit more about this circuit than those in HW#1.

I1 I

Iout

  1. Derive another expression for the output voltage limitation of the five- transistor transconductance amplifier using the following constraint. Assume that the value of Vout is valid until it changes the output current by IB from its nominal value. Give a simplified rule of thumb for the limits of Vout and, as usual, state all of your assumptions.

J.G. Harris September 16, 2002 1

EEL6935: Analog Signal Processing HW#

For the final questions, you must have access to a circuit simulator. Exam- ples include CADENCE SPECTRE, PSPICE, HSPICE, and winspice but use whichever simulator you feel comfortable with. Note that winspice is shareware that is available from www.winspice.com. We will be using the 0.6um AMI process available through MOSIS. Complete information about the process is available through http://www.mosis.org/Technical/Processes/proc-ami-c5n.html UF CADENCE users will already have this process available but other sim- ulators may require the following model files available at http://www.cnel.ufl.edu/hybrid/courses/EEL6935/nmos.txt and http://www.cnel.ufl.edu/hybrid/courses/EEL6935/pmos.txt

  1. For a 6um x 6um nfet transistor, plot the Ids vs. Vgs curve for the device. Calculate the approximate value of κ. Completely describe how you performed the calculation. Also, come up with a rule for defining what the threshold of the transistor is.
  2. For a 6um x 6um nfet transistor, plot the Ids vs. Vds curve for the de- vice. Calculate the approximate value of the Early Voltage VE. Com- pletely describe how you performed the calculation. Also, come up with a rule for defining what the saturation voltage is.
  3. Verify your solution of Problem 1 for Iout as a function of I 1 and I 2. Show plots and compare your theoretical solution to the simulation.
  4. Verify the output voltage limitation of the transamp that you discussed in Problem 2. How accurate are your limits on Vout for a variety of V 1 and V 2 values?

J.G. Harris September 16, 2002 2