SECTION 4: STEADY-STATE ERROR, Schemes and Mind Maps of Boiler Design and Material

Consider a case where: □ Reference input is a step. □ Plant has no poles at the origin – finite DC gain. □ Controller is a simple gain block.

Typology: Schemes and Mind Maps

2021/2022

Uploaded on 07/04/2022

dirk88
dirk88 🇧🇪

4.4

(222)

3.1K documents

1 / 1

Toggle sidebar

This page cannot be seen from the preview

Don't miss anything!

bg1
1

Partial preview of the text

Download SECTION 4: STEADY-STATE ERROR and more Schemes and Mind Maps Boiler Design and Material in PDF only on Docsity!

1 •