

Study with the several resources on Docsity
Earn points by helping other students or get them with a premium plan
Prepare for your exams
Study with the several resources on Docsity
Earn points to download
Earn points by helping other students or get them with a premium plan
Various cache and demand paging concepts including the number of lines in a cache, cache line mapping, cache line formats, and page table completion. It also includes examples of completing a page table and understanding the role of a tlb in address translation.
Typology: Exercises
1 / 2
This page cannot be seen from the preview
Don't miss anything!


b) If the cache is direct-mapped, how many cache lines could a specific memory block be mapped to?
c) If the cache is direct-mapped, what would be the format (tag bits, cache line bits, block offset bits) of the address? (Clearly indicate the number of bits in each)
d) If the cache is fully-associative, how many cache lines could a specific memory block be mapped to?
e) If the cache is fully-associative, what would be the format of the address?
f) If the cache is 4-way set associative, how many cache lines could a specific memory block be mapped to?
g) If the cache is 4-way set associative, how many sets would there be?
h) If the cache is 4-way set associative, what would be the format of the address?
Lecture 26 Page 1
Physical Memory
page 0
page 0 page 3
page 3
page 1
page 1 page 4
page 4
page 2
page 2 page 5
page 5
page 6
page 6
Process A
Process B
Frame Number
page 3 of A
page 5 of B
page 2 of A page 4 of B
page 5 of A
page 2 of B
page 0 of A
page# offset frame# offset
Running Process B (^) Frame#
Valid Bit 0 1 2 3 4 5 6
Page Table for B
Logical Addr. Physical Addr.
a) Complete the above page table for Process B.
b) If process B is currently running and the CPU generates a logical/virtual address of 2060 10 , then what would be the corresponding physical address?
Lecture 26 Page 2