Superscalar Execution - Computer System Design - Exam, Exams of Digital Systems Design

Main points of this past exam are: Superscalar Execution, Structural, Control and Data Hazards, Workarounds, Pipelining, Neumann Machine, Benefits and Assisting Techniques

Typology: Exams

2012/2013

Uploaded on 03/30/2013

lallit
lallit 🇮🇳

4

(27)

150 documents

1 / 3

Toggle sidebar

This page cannot be seen from the preview

Don't miss anything!

bg1
CORK INSTITUTE OF TECHNOLOGY
INSTITIÚID TEICNEOLAÍOCHTA CHORCAÍ
Autumn Examinations 2010
Module Title: Computer Systems Design
Module Code: ELTR 8007
School: Electrical & Electronic Engineering
Programme Title: Bachelor of Engineering (Honours) in Electronic Systems
Engineering - Award
Programme Code: EELES_8_Y4
External Examiner(s): Dr. Andrew Donnellan, Dr. Paula O’Sullivan
Internal Examiner(s): Mr. F. O Reilly
Instructions: Answer any THREE questions.
Duration: 2 Hours
Sitting: Autumn 2010
Requirements for this examination:
Note to Candidates: Please check the Programme Title and the Module Title to ensure
that you have received the correct examination paper.
If in doubt please contact an Invigilator.
pf3

Partial preview of the text

Download Superscalar Execution - Computer System Design - Exam and more Exams Digital Systems Design in PDF only on Docsity!

CORK INSTITUTE OF TECHNOLOGY

INSTITIÚID TEICNEOLAÍOCHTA CHORCAÍ

Autumn Examinations 2010

Module Title: Computer Systems Design

Module Code: ELTR 8007

School: Electrical & Electronic Engineering

Programme Title: Bachelor of Engineering (Honours) in Electronic Systems Engineering - Award

Programme Code: EELES_8_Y

External Examiner(s): Dr. Andrew Donnellan, Dr. Paula O’Sullivan Internal Examiner(s): Mr. F. O Reilly

Instructions: Answer any THREE questions.

Duration: 2 Hours

Sitting: Autumn 2010

Requirements for this examination:

Note to Candidates: Please check the Programme Title and the Module Title to ensure that you have received the correct examination paper. If in doubt please contact an Invigilator.

Q1 (a) Where do Structural, Control and Data hazards occur? Describe what they are and describe solutions/workarounds for each of them. [ 10 marks ]

(b) Explain how pipelining can create difficulties in memory access in a Von Neumann machine and how this can be tackled effectively. How is this solution implemented in modern micro-processors, (give examples). [ 10 marks ]

(c) Describe briefly two(2) of the following, using diagrams where appropriate.

 Superscalar Execution, benefits and assisting techniques.  Vector Processors and processing cores.  Von Neumann Computer Design Principles

. [14 marks]

[ Total: 34 marks]

Q2 (a) In a paged memory management system, explain briefly the design process in deciding the size of pages, the numbers of pages, the number of page frames and page faults/replacements. [14 marks]

(b) Explain using diagrams, the UMA and NUMA architectures, justify which architecture is more common and give the term commonly used to describe it. [10 marks]

(c) A paging based virtual memory system has the following utilisations. CPU Utilisation 10% Paging Disk 90% Other I/O 10%

What do you think caused the low CPU utilisation? What steps if any do you think could be taken to improve CPU utilisation? [10 marks]

[ Total: 34 marks]