transistor biasing using push pull architecture, Exams of Electronics

it is very good to use self biased transistors

Typology: Exams

2017/2018

Uploaded on 05/06/2018

amirhossein-abedanza
amirhossein-abedanza 🇸🇪

1 document

1 / 1

Toggle sidebar

This page cannot be seen from the preview

Don't miss anything!

bg1

Partial preview of the text

Download transistor biasing using push pull architecture and more Exams Electronics in PDF only on Docsity!

Coupled Quasi-TEM Line. In coupled quasi-TEM lines, for example, in microstrip, the odd-mode phase velocity is different from the even-mode phase velocity. Therefore, the condition given by (5.53) does not hold good. However, for weak couplings, (5.53) can be assumed to be approximately true. Hence the designer may go ahead and determine the initial design using (5.58)-(5.60). However, as the coupling gets tighter, the previous equations tend to be less valid. In such a case, the condition for input matching becomes _ { Lve sin 0, + Zoo sin @, 172 — (Ae) V ZoZo0 (5.61) and the electrical length at the center frequency is 0-3 (0. + 0,) =o vin Evem V Feo 7 — 99° (5.62) 0 where / is the physical length of the coupler.