

Study with the several resources on Docsity
Earn points by helping other students or get them with a premium plan
Prepare for your exams
Study with the several resources on Docsity
Earn points to download
Earn points by helping other students or get them with a premium plan
Master the intricacies of digital arithmetic with this comprehensive guide to Booth's Multiplication Algorithm. This resource provides a technical deep dive into how processors efficiently multiply signed binary numbers in two's complement notation. You will learn the systematic process of hardware implementation, including the use of registers for the multiplier, multiplicand, and extra bit storage. The document breaks down the specific decision logic—determining whether to add, subtract, or simply perform an arithmetic right shift based on bit comparisons. By following the clear procedural flowcharts and worked examples included, you will understand how this algorithm reduces the number of partial products and handles negative numbers without complex conversions. This guide is essential for students of computer architecture and digital logic design who want to master the mathematical foundations of modern CPU arithmetic units.
Typology: Study notes
1 / 3
This page cannot be seen from the preview
Don't miss anything!


Shift-and-add multiplication is similar to the multiplication performed by paper and pencil. This method adds the multiplicand X to itself Y times, where Y denotes the multiplier. In the case of binary multiplication, since the digits are 0 and 1, each step of the multiplication is simple. If the multiplier digit is 1, a copy of the multiplicand (1 × multiplicand) is placed in the proper positions; if the multiplier digit is 0, a number of 0 digits (0 × multiplicand) are placed in the proper positions. The multiplier circuit, which implements the shift-and-add multiplication method for two n-bit numbers. The Circuit Diagram for Multiplication of n-bit numbers ( Product 2n bits ?) The 2n-bit product register (A) is initialized to 0. Since the basic algorithm shifts the multiplicand register (B) left one position each step to align the multiplicand with the sum being accumulated in the product register, we use a 2n-bit multiplicand register with the multiplicand placed in the right half of the register and with 0 in the left half. The Multiplier is 4 bits long so n = 4.
Above figure shows the basic steps needed for the multiplication. The algorithm starts by loading the multiplicand into the B register, loading the multiplier into the Q register, and initializing the A register to 0. M inimum size of A to be 2n bits. The counter N is initialized to n. The least significant bit of the multiplier register (Q0) determines whether the multiplicand is added to the product register. The left shift of the multiplicand has the effect of shifting the intermediate products to the left, just as when multiplying by paper and pencil. The right shift of the multiplier prepares the next bit of the multiplier to examine in the following iteration. Example: Using 4-bit numbers, perform the multiplication 9 × 12 (1001 × 1100). Answer: Multiplicand and Multiplier are 4 bit long each so Initialize min 8 bit long A Register with 0. B hold Multiplicand which should be 2n bits long so that SHL operations don’t eliminate any digit