Docsity
Docsity
Prepare for your exams
Prepare for your exams

Study with the several resources on Docsity

Earn points to download
Earn points to download

Earn points by helping other students or get them with a premium plan

Guidelines and tips
Guidelines and tips
Sell on Docsity
Sell on Docsity
Docsity AI
Docsity AI
Log inSign up

Prepare for your exams

Study with the several resources on Docsity

Find documents

Prepare for your exams with the study notes shared by other students like you on Docsity

Search for your university

Find the specific documents for your university's exams

Docsity AINEW

Summarize your documents, ask them questions, convert them into quizzes and concept maps

Explore questions

Clear up your doubts by reading the answers to questions asked by your fellow students

Earn points to download

Earn points by helping other students or get them with a premium plan

Share documents
download point icon20 Points

For each uploaded document

Answer questions
download point icon5 Points

For each given answer (max 1 per day)

All the ways to get free points
Get points immediately

Choose a premium plan with all the points you need

Study Opportunities

Choose your next study program

Get in touch with the best universities in the world. Search through thousands of universities and official partners

Community

Ask the community

Ask the community for help and clear up your study doubts

Free resources

Our save-the-student-ebooks!

Download our free guides on studying techniques, anxiety management strategies, and thesis advice from Docsity tutors

Clamping Circuits report, Exercises of Electronics engineering

Al-Quds University - The Arab University in JerusalemElectronics engineering

A small clamping circuit report, showing how clamping circuits work (with oscilloscope graphs and calculations)

Typology: Exercises

2018/2019

Uploaded on 04/06/2019

josephdukamk
josephdukamk ๐Ÿ‡ต๐Ÿ‡ธ

3.5

(2)

1 document

1 / 14

Toggle sidebar

This page cannot be seen from the preview

Don't miss anything!

bg1
Al-Quds University
Faculty of Engineering
Electronic & Communication Engineering Department
Electronics I Laboratory
(0701224)
EXP. (#5): Clamping Circuits
Name: Joseph Dukmak (21720049)
Abdelrahman Al-Manassra (21711978)
Dr. Asal Sarhan
02.03.2019
pf3
pf4
pf5
pf8
pf9
pfa
pfd
pfe

Partial preview of the text

Download Clamping Circuits report and more Exercises Electronics engineering in PDF only on Docsity!

Al-Quds University

Faculty of Engineering

Electronic & Communication Engineering Department

Electronics I Laboratory

EXP. (#5): Clamping Circuits

Name: Joseph Dukmak (21720049)

Abdelrahman Al-Manassra (21711978)

Dr. Asal Sarhan

Table of Contents

  • Objectives
  • Equipment required
  • Theoretical Background 3-
  • Procedure + Results 4-
  • Conclusion
  • In a clamper circuit, a vertical shift of upward or downward takes place in the output waveform with respect to the input signal.
  • The load resistor and the capacitor affect the waveform. So, the discharging time of the capacitor should be large enough.

The DC component present in the input is rejected when a capacitor coupled network is used (as a capacitor blocks dc). Hence when dc needs to be restored , clamping circuit is used.

Procedure and Results:

Part 1: Threshold Voltage:

Determine the threshold voltage for the silicon diode using the DMM.

๐‘‰๐‘‰๐‘‡๐‘‡ = 0.58 ๐‘‰๐‘‰.

Part 2: Clampers (R, C, Diode Combination):

R (^) (meas) = 99k ฮฉ b. By KVL VC (calculated) = -4 +Vc + V (^) d = 0 -4 + Vc + 0.7 = 0 => V (^) C = 3.3V. VO = 0.7V.

c. VO (calculated) -4 - VO - VC = 0 VO = -7.

d. VO from calculated results:

Vertical sensitivity = 2

Horizontal sensitivity = 0.2ms

e. VO from measured results:

Figure 5.

Figure 5.

i. VO from measured results:

The waveform of Fig 5.5 didnโ€™t differ with the expected waveform in the Fig 5.4. The wave form in both Fig 5.2 and 5.3 was shifted downwards and in the next two waveforms it was shifted upwards, because the diode was reversed.

Part 3: Clampers with a DC Battery:

a. E (^) (meas) = 1.5 V. f= 1000hz b. VC (calculated) = -4 +Vc + Vd +1.5 = 0 -4 + Vc + 0.7 + 1.5 = 0 => V (^) C = 1.8V.

VO = 0.7 +1.5 = 2.2V.

Figure 5. 5

c. By KVL -4 -VO -VC = 0 VO = -5.8V.

d. VO from calculated results:

Vertical sensitivity = 2

Horizontal sensitivity = 0.2ms

Figure 5.

h. VO from calculated results:

Vertical sensitivity = 5

Horizontal sensitivity = 0.2ms

i. VO from measured results:

Figure 5.

Figure 5.

Part 4: Clampers (Sinusoidal Input):

Use the sinusoidal signal with same frequency and components as in part 2.

B + C.

Part 5: Clampers (Effect of R):

a. ฯ„ = R.C ฯ„ = 0.1 s

b. T(calculated) = 1/f = 1ms T/2 = 0.5ms

c. The discharge period of an RC network is about 5 ฯ„

5 ฯ„ = 0.5s which is 0.5s >> 0.5ms

Figure 5.11 + 5.

j. The discharging time is the same as T/2. The discharge time will happen very quickly. So, whenever we lower the value of R, the discharge time decreases.

k. R = 100 ohms

Vertical sensitivity = 2

Horizontal sensitivity = 0.2ms

l. The lower value of R is, the more distorted the waveform will be.

m. 5 ฯ„ >> T/

Figure 5.

Conclusion:

For a clamping circuit at least three components โ€” a diode, a capacitor and a resistor are required. Sometimes an independent dc supply is also required to cause an additional shift. The important points regarding clamping circuits are:

  • The shape of the waveform will be the same, but its level is shifted either upward or downward.
  • There will be no change in the peak-to-peak or rms value of the waveform due to the clamping circuit. Thus, the input waveform and output waveform will have the same peak-to-peak value that is, 2V (^) max. This is shown in the figure above. It must also be noted that same reading will be obtained in the ac voltmeter for the input voltage and the clamped output voltage.