









Study with the several resources on Docsity
Earn points by helping other students or get them with a premium plan
Prepare for your exams
Study with the several resources on Docsity
Earn points to download
Earn points by helping other students or get them with a premium plan
This lecture was delivered by Prof. Sai Tiwari at B R Ambedkar National Institute of Technology. This lecture is part of lecture series on Microprocessor and Computer Architecture course. It includes: Normal, Abnormal, Sexual, Fetal, Embrionic, Urogenital, Androgen, Syndromes, Reseptor, Genitalia
Typology: Slides
Uploaded on 07/26/2012
1 / 16
This page cannot be seen from the preview
Don't miss anything!










CPU must: z Fetch instructions z Interpret instructions z Fetch data z Process data z Write data
CPU must have some working space(temporary storage) z Called registers z Number and function vary betweenprocessor designs z One of the major design decisions z Top level of memory hierarchy
General Purpose z Data z Address z Condition Codes
Make them general purpose z Increase flexibility and programmer options z Increase instruction size & complexity z Make them specialized z Smaller (faster) instructions z Less flexibility
Between 8 - 32 z Fewer = more memory references z More does not reduce memory referencesand takes up processor real estate
Sets of individual bits z e.g. result of last operation was zero z Can be read (implicitly) by programs z e.g. Jump if zero z Can not (usually) be set by programs
Program Counter z Instruction Decoding Register z Memory Address Register z Memory Buffer Register
Kernel mode z Allows privileged instructions to execute z Used by operating system z Not available to user programs
May have registers pointing to: z System Stack pointer z Interrupt Vectors z CPU design and operating system designare closely linked