Digital Systems 2 Examination Paper - Cork Institute of Technology, 2007/08, Exams of Digital Systems Design

An examination paper for the digital systems 2 module at cork institute of technology, semester 3, 2007/08. The paper covers various topics related to digital systems, including d-type flip-flops, binary counters, shift registers, and decoders. Students are required to answer questions on drawing truth tables, completing timing diagrams, explaining concepts, and designing circuits.

Typology: Exams

2012/2013

Uploaded on 03/30/2013

laskhminarayan
laskhminarayan 🇮🇳

4.4

(11)

83 documents

1 / 6

Toggle sidebar

This page cannot be seen from the preview

Don't miss anything!

bg1
CORK INSTITUTE OF TECHNOLOGY
INSTITIÚID TEICNEOLAÍOCHTA CHORCAÍ
Semester 3 Examinations 2007/08
Module Title: DIGITAL SYSTEMS 2
Module Code: ELTR 6006
School: Electrical & Electronic Engineering
Programme Title: Bachelor of Engineering – Applied Electronics Design, Year 1
Bachelor of Engineering – Communications Systems, Year 1
Bachelor of Engineering – Electronic Automation & Robotics, Year 1
Programme Code: EELXE_7_Y1
EELXN_6_Y1
External Examiner(s): Mr. D. Denieffe
Dr. P. O’Sullivan
Internal Examiner: Mr J. O’Sullivan
Instructions: Attempt any three questions. All questions carry equal marks.
Ensure that you include the Return Sheet with your answer book.
Duration: 2 Hours
Sitting: Autumn 2008
Note to Candidates: Please check the Programme Title and the Module Title to ensure that you are attempting
the correct examination paper.
If in doubt please contact an Invigilator.
pf3
pf4
pf5

Partial preview of the text

Download Digital Systems 2 Examination Paper - Cork Institute of Technology, 2007/08 and more Exams Digital Systems Design in PDF only on Docsity!

CORK INSTITUTE OF TECHNOLOGY

INSTITIÚID TEICNEOLAÍOCHTA CHORCAÍ

Semester 3 Examinations 2007/

Module Title: DIGITAL SYSTEMS 2

Module Code: ELTR 6006

School: Electrical & Electronic Engineering

Programme Title: Bachelor of Engineering – Applied Electronics Design, Year 1 Bachelor of Engineering – Communications Systems, Year 1 Bachelor of Engineering – Electronic Automation & Robotics, Year 1

Programme Code: EELXE_7_Y EELXN_6_Y

External Examiner(s): Mr. D. Denieffe Dr. P. O’Sullivan

Internal Examiner: Mr J. O’Sullivan

Instructions: Attempt any three questions. All questions carry equal marks. Ensure that you include the Return Sheet with your answer book.

Duration: 2 Hours

Sitting: Autumn 2008

Note to Candidates: Please check the Programme Title and the Module Title to ensure that you are attempting the correct examination paper. If in doubt please contact an Invigilator.

Q1 (a) Figure 1 below shows the logic symbol of a D-type flip-flop. Draw a truth table to describe the action of all inputs and outputs on this circuit. [4 marks]

(b) With the aid of the truth table in (a), complete the timing diagram on the Return Sheet for this circuit. [6 marks]

(c) Some inputs on this circuit are a said to be synchronous and some asynchronous. Explain what this statement means and identify the synchronous and asynchronous inputs on the circuit. [4 marks]

(d) Draw a circuit diagram to show how a number of D-type flip-flops such as those in Figure 1 can be wired up to implement a parallel register circuit capable of storing any 4-bit binary number. [6 marks]

Pre

Clr

D Q

Q

C

Figure 1

Q2 (a) In relation to binary counters, what is meant by synchronous operation? State any advantages that synchronous counters have over their asynchronous equivalents. [5 marks]

(b) Draw a logic diagram and truth table for a synchronous binary counter. [6 marks]

(c) Figure 2 below shows the pinout diagram of the 74LS193 4-bit bi-directional synchronous binary counter chip that was studied in the FACET labs. Draw a functional block diagram of this chip. [4 marks]

(d) Briefly describe the function of all inputs and outputs on this chip. [5 marks]

16 15 14 13 12 11 10 9

1 2 3 4 5 6 7 8

DOWN UP (^) QC QD

B D

QB QA

A CLEARBORROW CARRY LOAD C

Figure 2