Digital Systems 2 Examination Paper, Autumn 2012, Cork Institute of Technology, Exams of Digital Systems Design

An examination paper for the digital systems 2 module at the cork institute of technology. It includes instructions for candidates, a list of questions, and diagrams and truth tables for answering those questions. The module is part of the bachelor of engineering in electronic engineering program, and covers topics such as binary counters, flip-flops, decoders, and shift registers.

Typology: Exams

2012/2013

Uploaded on 03/30/2013

laskhminarayan
laskhminarayan 🇮🇳

4.4

(11)

83 documents

1 / 4

Toggle sidebar

This page cannot be seen from the preview

Don't miss anything!

bg1
CORK INSTITUTE OF TECHNOLOGY
INSTITIÚID TEICNEOLAÍOCHTA CHORCAÍ
Autumn Examinations 2012
Module Title: DIGITAL SYSTEMS 2
Module Code: ELTR6006
School: Mechanical, Electrical and Process Engineering
Programme Title: Bachelor of Engineering in Electronic Engineering
Programme Code: EELES_8_Y1 EELXE_7_Y1
External Examiner(s): Dr A Donnellan
Mr I Kennedy
Internal Examiner(s): Mr J O’Sullivan
Instructions: Attempt any three questions. All questions carry equal marks.
Ensure to include the Return Sheet with your answer book.
Duration: Two hours
Sitting: Autumn 2012
Requirements for this examination: N/A
Note to Candidates: Please check the Programme Title and the Module Title to ensure that you have received
the correct examination paper.
If in doubt please contact an Invigilator.
You are expected to present your material in a neat and clear fashion.
Start each question on a new page.
Remember that you have plenty of time for this exam two hours for three questions.
pf3
pf4

Partial preview of the text

Download Digital Systems 2 Examination Paper, Autumn 2012, Cork Institute of Technology and more Exams Digital Systems Design in PDF only on Docsity!

CORK INSTITUTE OF TECHNOLOGY

INSTITIÚID TEICNEOLAÍOCHTA CHORCAÍ

Autumn Examinations 2012

Module Title: DIGITAL SYSTEMS 2

Module Code: ELTR

School: Mechanical, Electrical and Process Engineering

Programme Title: Bachelor of Engineering in Electronic Engineering

Programme Code: EELES_8_Y1 EELXE_7_Y

External Examiner(s): Dr A Donnellan Mr I Kennedy

Internal Examiner(s): Mr J O’Sullivan

Instructions: Attempt any three questions. All questions carry equal marks. Ensure to include the Return Sheet with your answer book.

Duration: Two hours

Sitting: Autumn 2012

Requirements for this examination: N/A

Note to Candidates: Please check the Programme Title and the Module Title to ensure that you have received the correct examination paper. If in doubt please contact an Invigilator.

You are expected to present your material in a neat and clear fashion. Start each question on a new page. Remember that you have plenty of time for this exam – two hours for three questions.

Q1 (a) In relation to binary counters, what is meant by synchronous operation? State any advantages that synchronous counters have over their asynchronous equivalents. [5 marks]

(b) Draw a logic diagram and truth table for a synchronous binary counter. [6 marks]

(c) Figure 1 below shows the pinout diagram of the 74LS193 4-bit bi-directional synchronous binary counter chip that was studied in the FACET labs. Draw a functional block diagram of this chip. [4 marks]

(d) Briefly describe the function of all inputs and outputs on this chip. [5 marks]

16 15 14 13 12 11 10 9

1 2 3 4 5 6 7 8

DOWN UP (^) QC QD

B D

QB QA

A CLEARBORROW CARRY LOAD C

Figure 1

Q2 (a) Figure 2 below shows the logic symbol of a D-type flip-flop. Draw a truth table to describe the action of all inputs and outputs on this circuit. [4 marks]

(b) With the aid of the truth table in (a), complete the timing diagram on the Return Sheet for this circuit. [6 marks]

(c) Some inputs on this circuit are said to be synchronous and some asynchronous. Explain what this statement means and identify the synchronous and asynchronous inputs on the circuit. [4 marks]

(d) Draw a circuit diagram to show how a number of D-type flip-flops such as those in Figure 1 can be wired up to implement a parallel register circuit capable of storing any 4-bit binary number. [6 marks]

Pre

Clr

D Q

Q

C

Figure 2

CORK INSTITUTE OF TECHNOLOGY

INSTITIÚID TEICNEOLAÍOCHTA CHORCAÍ

Autumn Examinations 2012

Module Title: Digital Systems 2

Return Sheet

PRE

CLR

D

Q

Q

C

Timing diagram – Q2(b)

Name: Return this sheet with your answer book