




Study with the several resources on Docsity
Earn points by helping other students or get them with a premium plan
Prepare for your exams
Study with the several resources on Docsity
Earn points to download
Earn points by helping other students or get them with a premium plan
Memory Locations Can be Accessed in Any Order (i.e.,. Randomly). • An Address is Decoded into a Memory Location By a n-to-2n. Decoder. • Dynamic RAM's.
Typology: Exercises
1 / 8
This page cannot be seen from the preview
Don't miss anything!





Memory and Storage - 1
Martin B.H. Weiss University of Pittsburgh
Martin B.H. Weiss
Tele 2060
b 7 b 6 b 5 b 4 b 3 b 2 b 1 b 0
Register N (Location N) Register N-1 (Location N-1) Register N-2 (Location N-2)
Register 1 (Location 1) Register 0 (Location 0)
Memory and Storage - 3
Martin B.H. Weiss University of Pittsburgh
Larger Words Imply the Ability to Deal with Larger Numbers Smaller CPU's Must Make Multiple Fetches to Memory
Martin B.H. Weiss
Tele 2060
Memory and Storage - 7
Martin B.H. Weiss University of Pittsburgh
Data Input
Select
Read/Write
Data Output
Martin B.H. Weiss
Tele 2060
n to 2 n Decoder
n
2 n 2 n^ - 2 n^ - 2 n^ -
b 7 b 6 b 5 b 4 b 3 b 2 b 1 b 0
Line Drivers & Voltage Converters
A d d r e s s
Data
Read/ Write
Memory and Storage - 9
Martin B.H. Weiss University of Pittsburgh
Martin B.H. Weiss
Tele 2060
Memory and Storage - 13
Martin B.H. Weiss University of Pittsburgh
Form of Memory Device Program the Truth Table of a Function
Standard Chip Based on Minterm Structure of Boolean Expressions Inputs Connected by Fuses to AND/OR gates
Similar to PLAs Easier to Program than a PLA
Martin B.H. Weiss
Tele 2060
Martin B.H. Weiss