






Study with the several resources on Docsity
Earn points by helping other students or get them with a premium plan
Prepare for your exams
Study with the several resources on Docsity
Earn points to download
Earn points by helping other students or get them with a premium plan
An overview of paged segmentation as used in the MULTICS and Intel 80386 operating systems. Topics covered include memory management, segmentation, and the use of selectors and offsets. Students of computer science and operating systems will find this document useful for understanding the theoretical and practical aspects of paged segmentation.
Typology: Lecture notes
1 / 12
This page cannot be seen from the preview
Don't miss anything!







Paged Segmentation
Syed Mansoor Sarwar
MULTICS under GE 345
Memory Management in Intel
15 3921
3 849
3921
12 12 849
13137
5096
4-byte page table entry
32-entry TLB, covering 32*4K
(128 KB) memory … TLB
Reach
13-bit Segment #
16-bit
Selector
g p
32-bit Offset
s
2-bit field for
specifying the
privilege level
1-bit field to
specify GDT or
LDT
Protected Mode
48 bytes virtual address space
32 bytes linear address space
Max segment size = 4 GB
Max segments / process = 16K
Six CPU registers allow access
to six segments at a time
Protected Mode
Selector is used to index a
segment descriptor table to
obtain an 8-byte segment
descriptor entry. Base address
and offset are added to get a
32-bit linear address, which is
partitioned into p1, p2, and d for
supporting 2-level paging.