



Study with the several resources on Docsity
Earn points by helping other students or get them with a premium plan
Prepare for your exams
Study with the several resources on Docsity
Earn points to download
Earn points by helping other students or get them with a premium plan
Material Type: Exam; Professor: Gugel; Class: MICROPROCESSOR APPLIC; Subject: ENGINEERING: ELECTRICAL; University: University of Florida; Term: Spring 2005;
Typology: Exams
1 / 7
This page cannot be seen from the preview
Don't miss anything!




Grade Review Information: ( NOTE: deadline of request for grade review is the day the exam is returned .)
Part A. General Questions.
Part C. SRAM, Latches, Buffers and Memory Maps Assume that you have a uP that has a 16 bit Address bus and 8 bit data bus. The address bus is only available on the first half of the memory cycle and then it tri-states for the remaining portion of the cycle. A signal – ALE (Address Latch Enable) is available for latching the address where address is assumed to be valid only when – ALE goes low. The uP also has a R/-W signal and a +DS (data strobe) where data is written and read on the falling edge of +DS. Assume you only have the following devices: (100) 2 input NAND gates , (10) 74LS574 s, (10) 8Kx8 SRAMs , (10) 8Kx8 EPROM s