EEE 1001: BASIC ELECTRICAL AND ELECTRONICS
ENGINEERING
BEE LAB(L57+L58)
L
AB
A
SSIGNMENT
10
Name: Gaurav Raj Reg.No: 20BEE0394
Faculty: Dr. Ravi K Date- 21.3.23
Prepare for your exams
Study with the several resources on Docsity
Earn points to download
Earn points by helping other students or get them with a premium plan
Guidelines and tips
Prepare for your exams
Study with the several resources on Docsity
Earn points to download
Earn points by helping other students or get them with a premium plan
To implement Half adder by using basic and universal gates in pspice environment., Assignments of Electrical and Electronics Engineering
A half adder is a type of adder, an electronic circuit that performs the addition of numbers. The half-adder is able to add two single binary digits and provide the output plus a carry value. It has two inputs, called A and B, and two outputs S (sum) and C (carry). The common representation uses an XOR logic gate and an AND logic gate.
Typology: Assignments
2022/2023
1 / 6
This page cannot be seen from the preview
Don't miss anything!
Related documents
Partial preview of the text
Download To implement Half adder by using basic and universal gates in pspice environment. and more Assignments Electrical and Electronics Engineering in PDF only on Docsity!
EEE 1001: BASIC ELECTRICAL AND ELECTRONICS
ENGINEERING
BEE LAB(L57+L58)
LAB ASSIGNMENT 10
Name: Gaurav Raj Reg.No: 20BEE
Faculty: Dr. Ravi K Date- 21.3.
EXPERIMENT 10: Design of Half Adder Circuit using gates
Aim:
To implement Half adder by using basic and universal gates in pspice envirnment.
Apparatus/Tool required:
- Computer with Pspice
- Digclock/Source
- XOR gate(7486 gate)
- AND gate(7408 gate)