ECE-C690 Homework 2: Dependable Computing - Parity Checking Circuit Analysis, Exercises of Computer Science

The instructions and problems for homework 2 of the ece-c690: dependable computing course. The homework includes solving textbook problems and analyzing a 4-bit parity checking circuit for fault security and self-testing. The circuit diagram is provided in fig. 1.

Typology: Exercises

2012/2013

Uploaded on 05/18/2013

maazi
maazi 🇮🇳

4.4

(12)

75 documents

1 / 1

Toggle sidebar

This page cannot be seen from the preview

Don't miss anything!

bg1
ECE-C690: Dependable Computing
Homework 2
January 27, 2009
The homework is due in class Monday, February 2, 2009.
Each problem is worth 10 points.
1. Textbook problem 2.8.4 (problem 4, section 2.8)
2. Textbook problem 2.8.8
3. Textbook problem 2.8.14
4. Textbook problem 2.8.15
5. The circuit shown below is a simple 4-bit parity checking circuit. The output of the circuit will be 0 if the
4-bit input has even parity; otherwise, the output of the circuit will be 1. Determine if this circuit is either
fault secure or self-testing for single stuck-at-0 and stuck-at-1 faults. Thoroughly explain why the circuit is,
or is not, fault secure or self-testing.
Fig. 1: Four-bit parity checking circuit
6.
1

Partial preview of the text

Download ECE-C690 Homework 2: Dependable Computing - Parity Checking Circuit Analysis and more Exercises Computer Science in PDF only on Docsity!

ECE-C690: Dependable Computing

Homework 2

January 27, 2009

The homework is due in class Monday, February 2, 2009.

Each problem is worth 10 points.

  1. Textbook problem 2.8.4 (problem 4, section 2.8)
  2. Textbook problem 2.8.
  3. Textbook problem 2.8.
  4. Textbook problem 2.8.
  5. The circuit shown below is a simple 4-bit parity checking circuit. The output of the circuit will be 0 if the 4-bit input has even parity; otherwise, the output of the circuit will be 1. Determine if this circuit is either fault secure or self-testing for single stuck-at-0 and stuck-at-1 faults. Thoroughly explain why the circuit is, or is not, fault secure or self-testing.

Fig. 1: Four-bit parity checking circuit