Closed Loop System - Mechatronics Systems Design - Exam, Exams of Digital Systems Design

Main points of this exam paper are: Closed Loop System, Mechatronics, Mechatronic System, Design Process, Fundamental Difference, Combinational Logic Devices, Sequential Logic Devices, Comparator, Signal Conditioning Processes, Output Voltage

Typology: Exams

2012/2013

Uploaded on 04/10/2013

amit_75
amit_75 🇮🇳

4.6

(5)

73 documents

1 / 4

Toggle sidebar

This page cannot be seen from the preview

Don't miss anything!

bg1
Page 1 of 4
CORK INSTITUTE OF TECHNOLOGY
INSTITIÚID TEICNEOLAÍOCHTA CHORCAÍ
Winter Examinations 2011/12
Module Title: Mechatronics System Design
Module Code: MECH 8014
School: Mechanical and Process Engineering
Programme Titles: Bachelor of Engineering (Honours) in Mechanical Engineering
Bachelor of Engineering (Honours) in Biomedical Engineering
Programme Codes: MECH_8_Y4
BIOM_8_Y4
External Examiner(s): Mr J.J. Hayes, Prof. S. Leen, Mr G. Clerkin, Dr L. McNamara
Internal Examiner(s): Dr Raurí McCool
Instructions: Answer ALL Questions
Total Marks for Q1, Q2, and Q3 are 40, 30 and 30, respectively.
Duration: 2 hours
Sitting: Winter 2011
Requirements for this examination:
Note to Candidates: Please check the Programme Title and the Module Title to ensure that you have received the
correct examination paper.
If in doubt please contact an Invigilator.
pf3
pf4

Partial preview of the text

Download Closed Loop System - Mechatronics Systems Design - Exam and more Exams Digital Systems Design in PDF only on Docsity!

CORK INSTITUTE OF TECHNOLOGY

INSTITIÚID TEICNEOLAÍOCHTA CHORCAÍ

Winter Examinations 2011/

Module Title: Mechatronics System Design

Module Code: MECH 8014

School: Mechanical and Process Engineering

Programme Titles: Bachelor of Engineering (Honours) in Mechanical Engineering Bachelor of Engineering (Honours) in Biomedical Engineering

Programme Codes: MECH_8_Y BIOM_8_Y

External Examiner(s): Mr J.J. Hayes, Prof. S. Leen, Mr G. Clerkin, Dr L. McNamara Internal Examiner(s): Dr Raurí McCool

Instructions: Answer ALL Questions

Total Marks for Q1, Q2, and Q3 are 40, 30 and 30, respectively.

Duration: 2 hours

Sitting: Winter 2011

Requirements for this examination:

Note to Candidates: Please check the Programme Title and the Module Title to ensure that you have received the correct examination paper. If in doubt please contact an Invigilator.

a) Define what is meant by “mechatronics”, and outline with the aid of a sketch the basic elements of a mechatronic system. [8 marks]

b) With the aid of a sketch, identify the elements of a basic closed loop system. [8 marks]

c) List the general steps involved in the design process for a mechatronic system. [6 marks]

d) List the considerations that must be taken into account in the selection of sensors for mechatronic systems. [6 marks]

e) Outline the fundamental difference between combinational logic devices and sequential logic devices. List three examples of sequential logic devices. [6 marks]

f) Describe using a sketch how an OP-AMP can be used as a comparator. [6 marks]

a) State the Boolean functions that can be used to describe the following situations: i. There is an output when switch A is closed and either switch B or switch C is closed. ii. There is an output when either switch A or switch B is closed and either switch C or switch D is closed. iii. There is an output when either switch A is opened or switch B is closed. iv. There is an output when switch A is opened and switch B is closed. [6 marks]

b) List the steps that could be used to facilitate the design of digital circuits.

[6 marks]

c) State De Morgan’s Laws and verify that the circuits shown in Figure Q3 c) are equivalent.

Figure Q3 c) [8 marks] d) Define what is meant by a Flip-Flop. Outline the basic operation and truth table for the type shown in Figure Q3 d). Highlight what happens when S=R=1.

Figure Q3 d) [10 marks]