Study with the several resources on Docsity
Earn points by helping other students or get them with a premium plan
Prepare for your exams
Study with the several resources on Docsity
Earn points to download
Earn points by helping other students or get them with a premium plan
Digital Logic Design and Programming
Typology: Exams
1 / 5
This page cannot be seen from the preview
Don't miss anything!
Marking Scheme
Logic Circuits ( 630211 )
The presented exam questions are organized to overcome course material through 6 questions.
The all questions are compulsory requested to be answered.
Marking Assignments
Question 1 This question is attributed with 10 marks if answered properly; the answers are the following:
Identify the choice that best completes the statement or answers the question.
a) 51562
8
b) 56577
8
c) 56572
8
d) 65627
8
a) 01001101 b) 01001001
c) 10001001 d) 01011001
a) OR b) AND
c) NOR d) NAND
a) ๐(๐ + ๐)
b) ๐(๐ + ๐)
c) ๐ + ๐๐
d) ๐ + ๐ ๐
, we get ________
a) b)
c) d)
implicants for this function is
1. NAND gates. 2. NOR gates. 3. EX-OR gates. 4. Multiplexers.
Which of these are correct?
a) 1, 2 and 3 b) 1, 3 and 4
c) 2, 3 and 4 d) 1,2 and 4
1
=1 and S
2
= 0 what will be the logic state at the output X?
a) X = A b) X = B
c) X = C d) X = D
a) True b) False
A
A
a) 4 b) 5
c) 6 d) 8
CD
1 1
0 0
0
0 1
00 01 11 10
1 0
1 0
0 0
0 1
00
01
11
10
1
AB
a) (2.5 marks)
Solution
Truth table of half adder is as shown:
b) (2 marks)
Solution
time
c) (2.5 marks)
Solution
Question 5 This question is attributed with 5 marks if answered properly; the answers are the following:
Solution
Question 6 This question is attributed with 6 marks if answered properly; the answers are the following:
Solution
