Digital Logic Exam Prep: Karnaugh Maps, Combinational Logic, Verilog, Sequential Logic - P, Study notes of Electrical and Electronics Engineering

This study guide provides essential information for preparing for an exam on digital logic. Topics covered include using karnaugh maps to minimize boolean functions, deriving truth tables and logic diagrams for combinational logic circuits, analyzing combinational logic circuits, implementing circuits using decoders and multiplexers, understanding decoders and multiplexers, cascading decoders and multiplexers, writing verilog code for logic diagrams, defining and understanding parameters such as transition time and propagation delay, analyzing unused inputs and logic families, classifying digital logic circuits, using latches and flip-flops, synthesizing sequential logic circuits, and interfacing memory to a microcomputer. Topics also cover counters, sequence detectors, alus, and shift registers.

Typology: Study notes

Pre 2010

Uploaded on 05/15/2010

wbeal1
wbeal1 🇺🇸

4.7

(3)

50 documents

1 / 1

Toggle sidebar

This page cannot be seen from the preview

Don't miss anything!

bg1
Study Guide
In order to perform well on your next exam, you should be able to do the following:
1. Use Karnaugh Maps to minimize completely and incompletely specified Boolean
functions both in product-of-sum, and sum-of-product forms.
2. Given a problem describing a combinational logic circuit, derive a truth table,
Boolean equations, and logic diagram.
3. Analyze combinational logic circuits.
4. Given a Boolean function, implement the circuit it represents using decoders and
multiplexers.
5. Explain in your own words how decoders and multiplexers function.
6. Combine (cascade) decoders to create a large one.
7. Combine (cascade) multiplexers to create a large one.
8. Given a logic diagram or a problem describing a combinational logic circuit, write
the Verilog code to describe it.
9. Understand and be able to define, and derive parameters such as: transition
time, propagation delay, fanout, power dissipation, and DC noise margins.
10. Understand and be able to define unused inputs, and logic familes.
11. Classify Digital Logic Circuits.
12. List, analyze, sketch timing diagrams, predict next state, and use all the latches
and flip-flops discussed in class.
13. Synthesize sequential logic circuits using flip-flops and latches.
14. Given a logic diagram or a problem describing a sequential logic circuit, write the
Verilog code to describe it.
15. Understand and be able to define and use open collector and tri-states devices.
16. Understand and be able to interface memory to a microcomputer.
17. Understand and be able to use and synthesize circuits such as: counters,
sequence detectors, ALUs, and shift registers.
You will need a blue book to take the examination.

Partial preview of the text

Download Digital Logic Exam Prep: Karnaugh Maps, Combinational Logic, Verilog, Sequential Logic - P and more Study notes Electrical and Electronics Engineering in PDF only on Docsity!

Study Guide

In order to perform well on your next exam, you should be able to do the following:

  1. Use Karnaugh Maps to minimize completely and incompletely specified Boolean functions both in product-of-sum, and sum-of-product forms.
  2. Given a problem describing a combinational logic circuit, derive a truth table, Boolean equations, and logic diagram.
  3. Analyze combinational logic circuits.
  4. Given a Boolean function, implement the circuit it represents using decoders and multiplexers.
  5. Explain in your own words how decoders and multiplexers function.
  6. Combine (cascade) decoders to create a large one.
  7. Combine (cascade) multiplexers to create a large one.
  8. Given a logic diagram or a problem describing a combinational logic circuit, write the Verilog code to describe it.
  9. Understand and be able to define, and derive parameters such as: transition time, propagation delay, fanout, power dissipation, and DC noise margins.
  10. Understand and be able to define unused inputs, and logic familes.
  11. Classify Digital Logic Circuits.
  12. List, analyze, sketch timing diagrams, predict next state, and use all the latches and flip-flops discussed in class.
  13. Synthesize sequential logic circuits using flip-flops and latches.
  14. Given a logic diagram or a problem describing a sequential logic circuit, write the Verilog code to describe it.
  15. Understand and be able to define and use open collector and tri-states devices.
  16. Understand and be able to interface memory to a microcomputer.
  17. Understand and be able to use and synthesize circuits such as: counters, sequence detectors, ALUs, and shift registers.

You will need a blue book to take the examination.