Quad 2-Input Multiplexer DS009929 by Fairchild Semiconductor, Study notes of Electrical and Electronics Engineering

Information about the quad 2-input multiplexer ds009929 manufactured by fairchild semiconductor. The multiplexer is a high-speed component that allows selecting four bits of data from two sources using common select and enable inputs. Features, logic diagram, input and output specifications, and absolute maximum ratings.

Typology: Study notes

Pre 2010

Uploaded on 02/24/2010

koofers-user-v96-1
koofers-user-v96-1 🇺🇸

10 documents

1 / 9

Toggle sidebar

This page cannot be seen from the preview

Don't miss anything!

bg1
© 1999 Fairchild Semiconduct or Corporation DS009929 www.fairchildsemi.com
November 1988
Revised November 1999
74AC157 • 74ACT157 Quad 2-Input Multiplexer
74AC157 74ACT157
Quad 2-Input Multiplexer
General Description
The AC/ACT157 is a high-speed quad 2-input multiplexer.
Four bits of data from two sources can be selected using
the common Select and Enable inputs. The four outputs
present the selected data in the true (noninverted) form.
The AC/ACT157 can also be us ed as a function generator.
Features
ICC and IOZ reduced by 50%
Outputs source/sink 24 mA
ACT157 has TTL-compatible i nputs
Ordering Code:
Device also available in Tape and Reel. Specify b y appending suffix letter “X” to the ordering code.
Logic Symbols
IEEE/IEC
Connection Diagram
Pin Descriptions
FACT is a trademark of Fairchild Semiconductor Corporation.
Order Number Package Number Package Description
74AC157SC M16A 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow Body
74AC157SJ M16D 16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74AC157MTC MTC16 16 -Lead Thin Shrink Small O utline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74AC157PC N16E 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
74ACT157SC M16A 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow Body
74ACT157SJ M16D 16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74ACT157MTC MTC16 16 -Lead Thin Shrink Small O utline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74ACT157PC N16E 16-Lead Plastic Dual-In-Li ne Package (PDIP), JEDEC MS-001, 0.300 Wide
Pin Names Description
I0aI0d Source 0 Data Inputs
I1aI1d Source 1 Data Inputs
EEnable Input
S Select Input
ZaZdOutputs
pf3
pf4
pf5
pf8
pf9

Partial preview of the text

Download Quad 2-Input Multiplexer DS009929 by Fairchild Semiconductor and more Study notes Electrical and Electronics Engineering in PDF only on Docsity!

© 1999 Fairchild Semiconductor Corporation DS009929 www.fairchildsemi.com

November 1988

Revised November 1999

74AC157 • 74ACT157 Quad 2-Input Multiplexer

74AC157 • 74ACT

Quad 2-Input Multiplexer

General Description

The AC/ACT157 is a high-speed quad 2-input multiplexer.

Four bits of data from two sources can be selected using

the common Select and Enable inputs. The four outputs

present the selected data in the true (noninverted) form.

The AC/ACT157 can also be used as a function generator.

Features

 ICC and IOZ reduced by 50%

 Outputs source/sink 24 mA

 ACT157 has TTL-compatible inputs

Ordering Code:

Device also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code.

Logic Symbols

IEEE/IEC

Connection Diagram

Pin Descriptions

FACT is a trademark of Fairchild Semiconductor Corporation.

Order Number Package Number Package Description

74AC157SC M16A 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150” Narrow Body

74AC157SJ M16D 16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide

74AC157MTC MTC16 16 -Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

74AC157PC N16E 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300” Wide

74ACT157SC M16A 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150” Narrow Body

74ACT157SJ M16D 16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide

74ACT157MTC MTC16 16 -Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

74ACT157PC N16E 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300” Wide

Pin Names Description

I0a–I 0d Source 0 Data Inputs

I1a–I 1d Source 1 Data Inputs

E Enable Input

S Select Input

Z a–Z d Outputs

74AC

-

74ACT

Functional Description

The AC/ACT157 is a quad 2-input multiplexer. It selects

four bits of data from two sources under the control of a

common Select input (S). The Enable input (E) is active-

LOW. When E is HIGH, all of the outputs (Z) are forced

LOW regardless of all other inputs. The AC/ACT157 is the

logic implementation of a 4-pole, 2-position switch where

the position of the switch is determined by the logic levels

supplied to the Select input. The logic equations for the

outputs are shown below:

Za = E • (I 1a • S + I0a • S)

Zb = E • (I 1b • S + I0b • S)

Zc = E • (I1c • S + I0c • S)

Z d = E • (I1d • S + I0d • S)

A common use of the AC/ACT157 is the moving of data

from two groups of registers to four common output bus-

ses. The particular register from which the data comes is

determined by the state of the Select input. A less obvious

use is as a function generator. The AC/ACT157 can gener-

ate any four of the sixteen different functions of two vari-

ables with one variable common. This is useful for

implementing gating functions.

Truth Table

H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial

Logic Diagram

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Inputs Outputs

E S I 0 I 1 Z

H X X X L

L H X L L

L H X H H

L L L X L

L L H X H

74AC

-

74ACT

DC Characteristics for ACT

Note 5: All outputs loaded; thresholds on input associated with output under test. Note 6: Maximum test duration 2.0 ms, one output loaded at a time.

AC Electrical Characteristics for AC

Note 7: Voltage Range 3.3 is 3.3V ± 0.3V Voltage Range 5.0 is 5.0V ± 0.5V

Symbol Parameter VCC T (^) A = + 25 ° C T (^) A = − 40 ° C to + 85 ° C Units Conditions (V) Typ Guaranteed Limits VIH Minimum HIGH Level 4.5 1.5 2.0 2. V

VOUT = 0.1V

Input Voltage 5.5 1.5 2.0 2.0 or V (^) CC − 0.1V VIL Maximum LOW Level 4.5 1.5 0.8 0. V

VOUT = 0.1V

Input Voltage 5.5 1.5 0.8 0.8 or V (^) CC − 0.1V VOH Minimum HIGH Level 4.5 4.49 4.4 4. V I (^) OUT = − 50 μA Output Voltage 5.5 5.49 5.4 5. VIN = VIL or V (^) IH 4.5 3.86 3.76 V I (^) OH = −24 mA 5.5 4.86 4.76 I (^) OH = −24 mA (Note 5) VOL Maximum LOW Level 4.5 0.001 0.1 0. V I (^) OUT = 50 μA Output Voltage 5.5 0.001 0.1 0. VIN = VIL or V (^) IH 4.5 0.36 0.44 V I (^) OL = 24 mA 5.5 0.36 0.44 I (^) OL = 24 mA (Note 5) I (^) IN Maximum Input 5.5 ±0.1 ±1.0 μA VI = VCC, GND Leakage Current I (^) CCT Maximum 5.5 0.6 1.5 mA VI = VCC − 2.1V I (^) CC /Input I (^) OLD Minimum Dynamic 5.5 75 mA VOLD = 1.65V Max I (^) OHD Output Current (Note 6) 5.5 − 75 mA VOHD = 3.85V Min I (^) CC Maximum Quiescent 5.5 4.0 40.0 μA

VIN = V CC

Supply Current or GND

VCC TA = + 25 ° C TA = − 40 ° C to + 85 ° C Symbol Parameter (V) C^ L =^ 50 pF^ CL =^ 50 pF^ Units (Note 7) Min Typ Max Min Max t (^) PLH Propagation Delay 3.3 1.5 7.0 11.5 1.5 13.0 (^) ns S to Zn 5.0 1.5 5.5 9.0 1.5 10. t (^) PHL Propagation Delay 3.3 1.5 6.5 11.0 1.5 12. ns S to Zn 5.0 1.5 5.0 8.5 1.0 9. t (^) PLH Propagation Delay 3.3 1.5 7.0 11.5 1.5 13. ns E to Zn 5.0^ 1.5^ 5.5^ 9.0^ 1.5^ 10. t (^) PHL Propagation Delay 3.3 1.5 6.5 11.0 1.5 12. ns E to Zn 5.0^ 1.5^ 5.5^ 9.0^ 1.0^ 9. t (^) PLH Propagation Delay 3.3 1.5 5.0 8.5 1.0 9. I ns n to Zn 5.0^ 1.5^ 4.0^ 6.5^ 1.0^ 7. t (^) PHL Propagation Delay 3.3 1.5 5.0 8.0 1.0 9.0 (^) ns I (^) n to Zn 5.0 1.5 4.0 6.5 1.0 7.

74AC

(^) (^) 74ACT

AC Electrical Characteristics for ACT

Note 8: Voltage Range 5.0 is 5.0V ± 0.5V

Capacitance

VCC TA = + 25 ° C T (^) A = − 40 ° C to + 85 ° C Symbol Parameter (V) CL = 50 pF CL = 50 pF Units (Note 8) Min Typ Max Min Max t (^) PLH Propagation Delay 5.0 2.0 5.5 9.0 1.5 10.0 ns S to Zn t (^) PHL Propagation Delay 5.0 2.0 5.5 9.5 2.0 10.5 ns S to Zn t (^) PLH Propagation Delay 5.0 1.5 6.0 10.0 1.5 11.5 ns E to Z (^) n t (^) PHL Propagation Delay 5.0 1.5 5.0 8.5 1.0 9.0 ns E to Z (^) n t (^) PLH Propagation Delay 5.0 1.5 4.0 7.0 1.0 8.5 ns I (^) n to Zn t (^) PHL Propagation Delay 5.0 1.5 4.5 7.5 1.0 8.5 ns I (^) n to Zn

Symbol Parameter Typ Units Conditions

CIN Input Capacitance 4.5 pF V (^) CC = OPEN CPD Power Dissipation Capacitance 50.0 pF V (^) CC = 5.0V

74AC

(^) (^) 74ACT

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)

16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide

Package Number M16D

74AC

-

74ACT

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)

16- Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

Package Number MTC