Memory Map and Address Decoding Logic for an 8086 System with Two 32K x 8-bit RAM Chips - , Study notes of Computer Architecture and Organization

The solution to designing the memory map and address decoding logic for an 8086 system using two 32k x 8-bit ram chips. The address range, number of address and data pins, connections to the microprocessor (µp), and the design of the address decoding logic. It also answers questions related to enabling the chip and the resulting memory map.

Typology: Study notes

Pre 2010

Uploaded on 02/25/2010

koofers-user-n2e
koofers-user-n2e 🇺🇸

10 documents

1 / 7

Toggle sidebar

This page cannot be seen from the preview

Don't miss anything!

bg1
Question 2
An 8086 system is to use two 32K x 8-bit RAM chips for read/write memory, starting at location $80000.
The RAM chip has inputs OE/ WE/ & CE/ .
Obtain the memory map assuming there are no other memory chips in the system.
Design the address decoding logic and show how to connect the RAM chip to the
µP.
Answer the following questions:
i What is the address range for the RAM in Hex?
ii How many address pins does the RAM have?
iv Which RAM address pins connect to which
µP address bus lines? How?
v To what do the RAM data pins connect?
vi Which RAM input pin needs to be asserted to enable the chip? Does it need a 1 or a 0?
vii Design the address decoding logic
Show the way the RAM chip is connected to the
µP and obtain the resulting memory map assuming there
are no other memory chips.
pf3
pf4
pf5

Partial preview of the text

Download Memory Map and Address Decoding Logic for an 8086 System with Two 32K x 8-bit RAM Chips - and more Study notes Computer Architecture and Organization in PDF only on Docsity!

Design the address decoding logic and show how to connect the RAM chip to the Obtain the memory map assuming there are no other memory chips in the system. The RAM chip has inputs OE/ WE/ & CE/. An 8086 system is to use two 32K x 8-bit RAM chips for read/write memory, starting at location $80000. Question 2

(^) μ P.

iv Which RAM address pins connect to which iii How many data pins does the RAM have? ii How many address pins does the RAM have? i What is the address range for the RAM in Hex? Answer the following questions:

μ^ P address bus lines? How?

Show the way the RAM chip is connected to the vii Design the address decoding logic vi Which RAM input pin needs to be asserted to enable the chip? Does it need a 1 or a 0? v To what do the RAM data pins connect?

(^) μ P and obtain the resulting memory map assuming there

are no other memory chips.