



Study with the several resources on Docsity
Earn points by helping other students or get them with a premium plan
Prepare for your exams
Study with the several resources on Docsity
Earn points to download
Earn points by helping other students or get them with a premium plan
The solution to designing the memory map and address decoding logic for an 8086 system using two 32k x 8-bit ram chips. The address range, number of address and data pins, connections to the microprocessor (µp), and the design of the address decoding logic. It also answers questions related to enabling the chip and the resulting memory map.
Typology: Study notes
1 / 7
This page cannot be seen from the preview
Don't miss anything!




(^) μ P.
iv Which RAM address pins connect to which iii How many data pins does the RAM have? ii How many address pins does the RAM have? i What is the address range for the RAM in Hex? Answer the following questions:
μ^ P address bus lines? How?
Show the way the RAM chip is connected to the vii Design the address decoding logic vi Which RAM input pin needs to be asserted to enable the chip? Does it need a 1 or a 0? v To what do the RAM data pins connect?
(^) μ P and obtain the resulting memory map assuming there
are no other memory chips.