8088 Microprocessor and Flash ROM Configuration - Prof. Guilherme Nels De Souza, Study notes of Computer Architecture and Organization

The configuration of a system with an 8088 microprocessor, focusing on the integration of a 16k x 8-bit flash rom chip for program storage. The address range, pin configuration, and connection of the rom chip to the microprocessor, as well as the design of the address decoding logic.

Typology: Study notes

Pre 2010

Uploaded on 02/25/2010

koofers-user-khi
koofers-user-khi 🇺🇸

10 documents

1 / 5

Toggle sidebar

This page cannot be seen from the preview

Don't miss anything!

bg1
Question 1
A system with an 8088 is to have one 16K x 8-bit Flash ROM chip for program storage, starting at
location $FC000. The chip has an active high (i.e. not complemented) Chip Enable (CE) input.
Answer the following questions:
i What is the address range for the ROM, in Hex?
ii How many address pins does the ROM have?
iii How many data pins does the ROM have?
iv Which ROM address pins connect to which
µP address bus lines? How?
vi Which ROM input pin needs to be asserted to enable the chip? Does it need a 1 or a 0?
vii Design the address decoding logic
Show the way the ROM chip is connected to the
µP and obtain the resulting memory map assuming there
are no other memory chips.
pf3
pf4
pf5

Partial preview of the text

Download 8088 Microprocessor and Flash ROM Configuration - Prof. Guilherme Nels De Souza and more Study notes Computer Architecture and Organization in PDF only on Docsity!

iv Which ROM address pins connect to which iii How many data pins does the ROM have? ii How many address pins does the ROM have? i What is the address range for the ROM, in Hex? Answer the following questions: location $FC000. The chip has an active high (i.e. not complemented) Chip Enable (CE) input. A system with an 8088 is to have one 16K x 8-bit Flash ROM chip for program storage, starting at Question 1

μ P address bus lines? How?

Show the way the ROM chip is connected to the vii Design the address decoding logic vi Which ROM input pin needs to be asserted to enable the chip? Does it need a 1 or a 0? v To what do the ROM data pins connect?

μ P and obtain the resulting memory map assuming there

are no other memory chips.