Microcontrollers - Embedded Microcomputer Systems - Reference Manual | ECE 4437, Exams of Electrical and Electronics Engineering

Material Type: Exam; Class: Embedded Microcomputer Systems; Subject: (Electrical and Comp Engr); University: University of Houston; Term: Unknown 2003;

Typology: Exams

Pre 2010

Uploaded on 08/19/2009

koofers-user-hqr
koofers-user-hqr 🇺🇸

10 documents

1 / 458

Toggle sidebar

This page cannot be seen from the preview

Don't miss anything!

bg1
MOTOROLA.COM/SEMICONDUCTORS
HCS12
Microcontrollers
S12CPUV2/D
Rev. 0
S12CPUV2
Reference Manual
7/2003
pf3
pf4
pf5
pf8
pf9
pfa
pfd
pfe
pff
pf12
pf13
pf14
pf15
pf16
pf17
pf18
pf19
pf1a
pf1b
pf1c
pf1d
pf1e
pf1f
pf20
pf21
pf22
pf23
pf24
pf25
pf26
pf27
pf28
pf29
pf2a
pf2b
pf2c
pf2d
pf2e
pf2f
pf30
pf31
pf32
pf33
pf34
pf35
pf36
pf37
pf38
pf39
pf3a
pf3b
pf3c
pf3d
pf3e
pf3f
pf40
pf41
pf42
pf43
pf44
pf45
pf46
pf47
pf48
pf49
pf4a
pf4b
pf4c
pf4d
pf4e
pf4f
pf50
pf51
pf52
pf53
pf54
pf55
pf56
pf57
pf58
pf59
pf5a
pf5b
pf5c
pf5d
pf5e
pf5f
pf60
pf61
pf62
pf63
pf64

Partial preview of the text

Download Microcontrollers - Embedded Microcomputer Systems - Reference Manual | ECE 4437 and more Exams Electrical and Electronics Engineering in PDF only on Docsity!

MOTOROLA.COM/SEMICONDUCTORS

HCS

Microcontrollers

S12CPUV2/D Rev. 0

S12CPUV

Reference Manual

7/

Revision History

Reference Manual S12CPUV 4 Revision History MOTOROLA

Revision History

Date RevisionLevel Description (^) Number(s)Page July, 2003 0 Initial release^ N/A

S12CPUV2 Reference Manual

S12CPUV2 Reference Manual

8 Table of Contents MOTOROLA

10 Table of Contents MOTOROLA

Table of Contents

Table of Contents

14 Table of Contents MOTOROLA

Reference Manual S12CPUV 16 List of Figures MOTOROLA

List of Figures

S12CPUV2 Reference Manual

List of Tables

Table Title Page

S12CPUV2 Reference Manual

MOTOROLA Introduction 19

Reference Manual — S12CPUV

Section 1. Introduction

1.1 Introduction

This manual describes the features and operation of the core (central processing unit, or CPU, and development support functions) used in all HCS12 microcontrollers. For reference, information is provided for the M68HC12.

1.2 Features

The CPU12 is a high-speed, 16-bit processing unit that has a programming model identical to that of the industry standard M68HC central processor unit (CPU). The CPU12 instruction set is a proper superset of the M68HC11 instruction set, and M68HC11 source code is accepted by CPU12 assemblers with no changes.

  • Full 16-bit data paths supports efficient arithmetic operation and high-speed math execution
  • Supports instructions with odd byte counts, including many single-byte instructions. This allows much more efficient use of ROM space.
  • An instruction queue buffers program information so the CPU has immediate access to at least three bytes of machine code at the start of every instruction.
  • Extensive set of indexed addressing capabilities, including:
    • Using the stack pointer as an indexing register in all indexed operations
    • Using the program counter as an indexing register in all but auto increment/decrement mode
    • Accumulator offsets using A, B, or D accumulators
    • Automatic index predecrement, preincrement, postdecrement, and postincrement (by –8 to +8)

Reference Manual S12CPUV

Reference Manual S12CPUV

Reference Manual S12CPUV

Reference Manual S12CPUV

Reference Manual S12CPUV

20 Introduction MOTOROLA

Introduction

1.3 Symbols and Notation

The symbols and notation shown here are used throughout the manual. More specialized notation that applies only to the instruction glossary or instruction set summary are described at the beginning of those sections.

1.3.1 Abbreviations for System Resources

A — Accumulator A B — Accumulator B D — Double accumulator D (A : B) X — Index register X Y — Index register Y SP — Stack pointer PC — Program counter CCR — Condition code register S — STOP instruction control bit X — Non-maskable interrupt control bit H — Half-carry status bit I — Maskable interrupt control bit N — Negative status bit Z — Zero status bit V — Two’s complement overflow status bit C — Carry/Borrow status bit