Docsity
Docsity

Prepare-se para as provas
Prepare-se para as provas

Estude fácil! Tem muito documento disponível na Docsity


Ganhe pontos para baixar
Ganhe pontos para baixar

Ganhe pontos ajudando outros esrudantes ou compre um plano Premium


Guias e Dicas
Guias e Dicas


Data sheet placa mãe, Esquemas de Tecnologia Eletrônica

esquema eletrico sobre placa mae itautec

Tipologia: Esquemas

2020

Compartilhado em 11/09/2020

eujogo-msm
eujogo-msm 🇧🇷

2 documentos

1 / 47

Toggle sidebar

Esta página não é visível na pré-visualização

Não perca as partes importantes!

bg1
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
First International Computer,Inc
Portable Computer Group HW Department
Board name : MotherBoard Schematic
Version : 0.3
Manager Sign by: AVERY/RICHARD
Total confirm by: RICHARD
Drawing by : Chris
VME40
Initial Date : 04/28/ 2009
Confidential
Project :
Title
0.1
5FL.,NO.300,Yang Guang St.,NeiHu
114 TAIPEI, TAIWAN ,ROC
(886-2)8751-8751
C
147Friday, September 04, 2009
Penryn+Candiga GL40+ICH9M(VME40)
Title
Size Document Number Rev
Date: Sheet of
First International Computer, Inc.
pf3
pf4
pf5
pf8
pf9
pfa
pfd
pfe
pff
pf12
pf13
pf14
pf15
pf16
pf17
pf18
pf19
pf1a
pf1b
pf1c
pf1d
pf1e
pf1f
pf20
pf21
pf22
pf23
pf24
pf25
pf26
pf27
pf28
pf29
pf2a
pf2b
pf2c
pf2d
pf2e
pf2f

Pré-visualização parcial do texto

Baixe Data sheet placa mãe e outras Esquemas em PDF para Tecnologia Eletrônica, somente na Docsity!

5 4 3 2 1

D D

C C

B B

A A

First International Computer,Inc

Portable Computer Group HW Department

Board name : MotherBoard Schematic

Version : 0.

Manager Sign by: AVERY/RICHARD

Total confirm by: RICHARD

Drawing by : Chris

VME

Initial Date : 04/28/ 2009

Confidential

Project :

Title 0.

5FL.,NO.300,Yang Guang St.,NeiHu 114 TAIPEI, TAIWAN ,ROC (886-2)8751-

C

Friday, September 04, 200 9 1 47

Penryn+Candiga GL40+ICH9M(VME40)

Title

Size Document Number Rev

Date: Sheet of

First International Computer, Inc.

8 7 6 5 4 3 2 1

D D

C C

B

A A

Penryn

P10~

P19~

CORE

Processor

CPU

Intel

P

P7,

Cantiga (G)MCH

P

Thermal Sensor

DMI

FSB

Mem_A Bus

3. Block Diagram :

P

VCCP

CPU

Lid Switch

USB 2.

P

USB X1 M/B

Intel NB

GL

Intel SB

ICH9M

LCD P

P

DDRII SODIMM0 (A)

DDRII SODIMM1 (B)

P

Mem_B Bus

Azalia

LPC BUS

P

Flash ROM

BIOS

P

P

AU

ALCOR

CardReader

4 in 1 P

USB X2 USB/B

LED / DIP SW

DDR2 667/800 MHz

DDR2 667/800 MHz

(667/800 MHz)

(x4) PCIE-

SPI

P

Speaker

P

Mini Card (Robson)

P

Mini Card (WLAN)

LAN Chip

P

RTL8111DL-GR 10/100/1G RJ-

P

P

Int. KB Glide Pad

P

PMX

MB90F

P

P

P

Express Card

PCIE-

USB 2.

MDC

P

RJ-

CRT P

Reset Circuit P

CLKGEN

P

RTC Bat P

P

P

SATA BUS eSATA

SATA BUS

Mic In

Head Phone

P

P

P

ALC272 (^) P

Charger Azalia Codec

P

P

P

1.8 VDDS

1.5/0.9/1.05 VDDM

CPU CORE

P

ACIN / DCIN

P

3VDD/5VDD

P

Bluetooth

P

AMP

P

VME

G

CCD P

P3 P9 P0,P1 P

P

SATA BUS

P

HDD

CDROM

P

S

S

S

P P2231NF ENE

P

P

RTL8103EL-GR 10/

ML P

USB/B

APA2068KAI

1.5W

RTM875N-606-VD-GR

MAIN SW P

PCIE-

P

SIM Card

PCIE-

Block Diagram 0.

5FL.,NO.300,Yang Guang St.,NeiHu 114 TAIPEI, TAIWAN ,ROC (886-2) 8751-

C

Friday, September 04, 2009 2 47

Penryn+Candiga GL40+ICH9M(VME40)

Title

Size Document Number Rev

Date: Sheet of

First International Computer, Inc.

5 4 3 2 1

D D

C C

B B

A A

Crestline DDRII Layout Guidelines

DDRII Signal Groups

Data

Group Signal Name

Control-to-Clock
Signal Group Minimum Length Maximum Length
Command-to-Clock
Strobe-to-Clock
Data-to-Strobe
Clock - 1.0"
Clock - 1.0"
Clock - 0.5"
Clock - 0.0"
Clock + 1.0"
Strobe - 220mils

8. Layout Guideline :

SA_DQ[63..0]/SB_DQ[63..0]
SA_DM[7..0]/SB_DM[7..0]
SA_DQS[7..0]/SA_DQS#[7..0]
SB_DQS[7.. 0]/SB_DQS#[7..0]
SA_RAS#/SB_RAS#
SA_BS[2..0]/SB_BS[2..0]
Address SA_MA[13..0]/SB_MA[13..0]
SA_CAS#/SB_CAS#
SA_WE#/SB_WE#
Control SM_CS#[3..0]
SM_CKE[3..0]
SM_ODT[3..0]
Clock SM_CK[3..0]
SM_CK#[3..0]
FeedBack SA_RCVENOUT#/SB_RCVENOUT#
SA_RCVENIN#/ SB_RCVENIN#

Length Matching and Length Formulas

Clock + 1.0"
Strobe - 180mils

CLK group : SM_CK[3..0],SM_CK#[3..0]

GMCH

P
P
L
L
L
L
L
L
S
S

SO-DIMM

Topology
Reference Plane
Single Ended Trace Impedance
Differential Mode Impeda nce
Differential Pair Point -to-Point
Ground
Nominal Trace Width Inner Layer : 7 mils
Outer Layer : 8 mils
Outer Layer : 5 mils
Nominal CK to CK# Sp acing
(edge to edge)
Inner Layer : 4 mils
Minimum Serpentine Spaci ng Inner Layer : 12 mils
Outer Layer : 15 mils
Minimum Spacing to Other DDR2 Inner Layer : 16 mils
Outer Layer : 20 mils
Minimum Isolation Spacing to non-DDR2 25 mils
Package Length Range - P1 1000 mils +/- 250 mils
Trace Length Limit - L0 Max = 5 0 mils (Escape)
Trace Length Limit - L1 Max = 500 mil s (Breakout)
Stub Length S1-St ub from via to SO-DIMM Max = 2 00 mils (Breakin)
MB Length Limits - L0 + L1 + L2 + S1 Min = 500 mils
Total Length - P1 + L0 + L1 + L2 + S1 Max = 4500 mils
Max = 4000 mils
Total Length for Channel A : X
Total Length for Channel B : X
Maximim Via Count 2 (Per side)
SCK to SCK# Length Matching Match total length to within 5 mils
Clock to Clock Length Match
(Total Length)
Match Channel A clocks to X0 +/- 20mils
Match Channel A clocks to X1 +/- 20mils
Breakout Exceptions (R educe geometries
for GMCH break-out region)
Inner Layer : 4/12 mils to other DDR
Outer Layer : 5/15 mils to other DDR
Max. breakout length is 500 m ils
Breakin Exception s (Reduce geometries
for SO-DIMM break-in region)
CK to CK# spacing rule waived at
connector spacing of 15 mils to
other DDR
Max. breakin length is 2 00 mils
Escape Breakout Breakin
Outer Layer : 5 mils
Inner Layer : 4 mils spacing allowe d
L
Inner Layer : 12 mils
Max = 500 mil s (Breakout)
Max = 5 0 mils (Escape)
Outer Layer : 10 mils
Point-to-Point with parallel termination

GMCH

Stub Length S1-St ub from via to SO-DIMM
MB Length Limits - L0 + L1 + L2 + S1 -
From GMCH ball to SO-DIMM pad
Trace Length Limit - L
Package Length P
Outer Layer : 15 mils
S
Nominal Trace Width
Max = 2 00 mils (Breakin)
Breakout
Total Length - P1 + L0 + L1 + L2 + S1 -
From GMCH die to SO-DIMM pad
Inner Layer : 4 mils
Maximim Via Count
Minimum CTRL Trace Spac ing
Max. breakout length is 500 m ils
Min = 500 mils
25 mils
Topology
Max = 4500 mils
Inner Layer : 8 mils
Minimum Spacing to Other DDR
L
Reference Plane
Escape
(CLK-1.0") </= CTRL </= (CLK-0.0")
Max = 5000 mils
Ground
P
750 mils +/- 200 mils
Minimum Isolation Spacing to non-DDR

SO-DIMM

L

Control group : SM_CKE[3..0],SM_CS#[3..0],SM_ODT[3..0]

Character istic Trace Impedance
L
CTRL to SCK/SCK # Length Matching
(To tal Length including package)
Breakout Exceptions (R educe geometries
for GMCH break-out region)
Trace Length Limit - L

Vtt

Trace Length L3 Max = 1500 mils
Parallel Terminati on Resistor 56 +/- 5%
Outer Layer : 5 mils spacing allowed
P
Max = 5000 mils
Minimum C MD Bus Trace Spacing
750 mils +/- 350 mils
Ground
Package Length P
L
Maximim Via Count
Total Length - P1 + L0 + L1 + L2 + S1 -
From GMCH die to SO-DIMM pad
Outer Layer : 10 mils
Min = 500 mils
CTRL to SCK/SCK # Length Matching
(To tal Length including package)
Nominal Trace Width
L
Max = 1500 mils
Max = 4500 mils
Trace Length L
Breakout
Inner Layer : 6 mils
Max = 2 00 mils (Breakin)
Minimum Isolation Spacing to non-DDR
Parallel Termination Resistor

Vtt

25 mils
Trace Length Limit - L
Character istic Trace Impedance
Topology
Outer Layer : 5 mils

SO-DIMM

GMCH

Reference Plane
L
Trace Length Limit - L
Point-to-Point with parallel termination
Escape
Inner Layer : 4 mils
Max = 500 mil s (Breakout)
(CLK-1.0") </= CM D </= (CLK+1.0")
Inner Layer : 12 mils
Max = 5 0 mils (Escape)
Outer Layer : 15 mils
Stub Length S1-St ub from via to SO-DIMM
S
Minimum Spacing to Other DDR
L
Max. breakout length is 500 m ils
Outer Layer : 5 mils spacing allowed
MB Length Limits - L0 + L1 + L2 + S1 -
From GMCH ball to SO-DIMM pad
Breakout Exceptions (R educe geometries Inner Layer : 4 mils spacing allowe d
for GMCH break-out region)

Command group :

SA_MA[13..0],SB_MA[13..0],SA_BS[2..0],SB_BS[2..0],SA_RAS#,

SB_RAS#,SA_CAS#,SB_CAS#,SA_WE#,SB_WE#

GMCH

Data group : SA_DQ[63..0],SB_DQ[63..0],SA_DM[7..0],SB_DM[7..0]

Reference Plane
Outer Layer : 5 mils spacing allowed
L
Minimu m DQ Bus Trace Spacing
L
Inner Layer : 6 mils
Max = 5000 mils
Min = 500 mils
Package Length P
Breakout Exceptions (R educe geometries
for GMCH break-out region)
Minimum Isolation Spacing to non-DDR
DQ/DM to DQS Leng th Matching
(Total Length including
package)
Max = 4500 mils
750 mils +/- 350 mils
Escape
25 mils
S
Trace Length Limit - L
Stub Length S1-Stu b from via to SO-DIMM
Ground
P1 L
MB Length Limits - L0 + L1 + L2 + S1 -
From GMCH ball to SO-DIMM pad
Outer Layer : 5 mils

SO-DIMM

Topology
Maximim Via Count
Breakout
Minimum Spacing to Other DDR
Nominal Trace Width
Outer Layer : 8 mils
Trace Length L
Max = 500 mil s (Breakout)
Outer Layer : 15 mils
Max = 2 00 mils (Breakin)
Inner Layer : 12 mils
Total Length - P1 + L0 + L1 + L2 + S1 -
From GMCH die to SO-DIMM pad
Max = 1500 mils
Point-to-Point
Max. breakout length is 500 mi ls
Max = 50 mils (Escape)
Match DQ/DM to [SDQS - 200mils]
+/- 20mils , per byte lane
Inner Layer : 4 mils
Trace Length Limit - L
Characteri stic Trace Impedance
Inner Layer : 4 mils spacing allowed
Minimum Serpentine Spacin g Same as DQ-to-DQ r outing
S
Breakout Exceptions (R educe geometries
for GMCH break-out region)
Minimum Spacing to Other DDR
P
Match total length to within 5 mils
Max = 50 mils (Escape)
Differential Pair Point -to-Point
Max = 5000 mils
Max. breakin length is 2 00 mils
DQS to DQS# Len gth Matching
Trace Length Limit - L
L
Clock to Clo ck Length Match
(Tot al Length include package)
2 (Per side)
Ground
Min = 500 mils
DQS to DQS# spacing rule
waived at connector spacing of
10 mils to other DDR
Outer Layer : 10 mils
Single Ended Trace Impedance
Breakout
Max = 2 00 mils (Breakin)
Outer Layer : 5 mils
25 mils
Breakin
P
Breakin Exceptions (Reduce geometries
for SO-DIMM break-in region)
750 mils +/- 350 mils

Data Strobe group : SA_DQS[7..0],SA_DQS[7..0]#,SB_DQS[7..0],SB_DQS[7..0]#

Escape
Stub Length S1-Stu b from via to SO-DIMM
Differential Mode Impedan ce
L
Max = 4500 mils
Inner Layer : 4 mils

SO-DIMM

Inner Layer : 8 mils
Minimum Isolation Spacing to non-DDR

GMCH

Package Length Range - P
Reference Plane
L
S
Inner Layer : 4 mils
Outer Layer : 15 mils
Max = 500 mil s (Breakout)
Nominal Trace Width
Nominal DQS to DQS# Spacing
(edge to edge)
Topology
Max. breakout length is 500 mi ls
Minimum Serpentine Spacin g
L
Inner Layer : 8 mils to other DDR
Inner Layer : 12 mils
L
Trace Length Limit - L
Maximim Via Count
Outer Layer : 5 mils
L
Outer Layer : 10 mils to other DDR
Outer Layer : 15 mils
Minimum DQS to DQ Spacin g Inner Layer : 12 mils
MB Length Limits - L0 + L1 + L2 + S1 -
From GMCH ball to SO-DIMM pad
Total Length - P1 + L0 + L1 + L2 + S1 -
From GMCH die to SO-DIMM pad
(CLK-0.5") </= D QS </= (CLK+1.0")

Feedback group :

SA_RCVENIN#],SA_RCVENOUT#,SB_RCVENIN#],SB_RCVENOUT#

These signals are routed internally on the GMCH package and don't require an y
routing on the MB. As a result, can be left as NC.
SL SL MS
MS SL SL MS
MS SL SL/MS
MS
SL/MS
SL/MS
SL
MS
MS SL/MS
MS SL SL MS
DDRII Layout Guideline 0.

5FL.,NO.300,Yang Guang St.,NeiHu 114 TAIPEI, TAIWAN ,ROC (886-2) 8751-

C

Friday, September 04, 200 9 4 47

Penryn+Candiga GL40+ICH9M(VME40)

Title

Size Document Number Rev

Date: Sheet of

First International Computer, Inc.

5 4 3 2 1

D D

C C

B B

AA
Tsft_star_vcc(3ms max)

GMCHPWRGD

Tcpu_up
Tboot

Vccgmch

Vid

Vcc-core

Tvccp_up

VID

Vccp

CLK_ENABLE#

Tgmch_pwrgd

Vccp_UP

IMVP6 Power On Sequencing Timing Diagram

Tboot-vid-tr(100uS max)

IMVP4_PWRGD Tcpu_pwrgd(3~20mS)

CPU_UP

Vboot

VR_ON

PSUSC
VDDM,VDDS
To ODEM and ICH
PM_PWROK
From ODEM to CPU
AGTL+_CPURST
PMU5V/PMU3V

BATTERY ONLY POWER ON TIMING

DCON
To ICH
VDDA
CPU_PWRGD
To clock generator
VCCP/1.2VDDM
To ICH
VR_ON
VCORE_CPU
From ICH
PM_SLP_S30/S40/S
SYS_PWROK
CK408_PWRGD
From ICH4 to CPU
To ODEM/other PCI device
SUSTAT_B
PCI_RST
VCORE_ON
From ASIC_B
From ASIC_B
PM_RSTRST
MAINSW0_ICH
POWSW
PM_VGATE
VRON_VCCP
H
From ASIC_B
CPU_PWRGOOD
VR_ON
CK408_PWRGD
PM_VGATE
DCON
H

S3 SUSPEND AND RESUME TIMING

H
VCCP,1.2VDDM
SYS_PWROK
From ASIC_B
H
To ICH4_M
H
From ICH4_M
1.5VDDS AND
H
PM_PWROK
SUSTAT_B
VCORE_CPU
Generator
VDDM
PMU5V/PMU3V
PM_SLP_S40/S
VRON_VCCP
PM_RSMRST
H
DDR_PWRGD
To ODEM/other
PCI device
PCI_RST
VDDA
From ODEM to CPU
To clock
VDDS
PSUSC
ToICH4 and ODEM
From ICH4_M
VCORE_ON
PM_SLP_S
POWSW
From ICH4 to CPU
AGTL+_CPURST

7. power on & off & S3 Sequence :

Tboot:10-100uS

t

CPU_UP
Vccp_UP

t

t

BOOT
BOOT-VID-TR

t

t

MCH-PWRGD

t

CPU_PWRGD

PSI#

VID

VR_ON

V (^) CC-CORE

CCP
CC_MCH

CPU_UP

V

Vccp_UP

V

MCH_PWRGD

CLK_ENABLE#

IMVP6_PWRGD

20060117A - DATA FROM NO.

Power On Sequencing Timing Diag ram

SFT_START_VCC

t

t

SFT_START_VCC Max = 3 ms

t

BOOT Min = 10 us , Max = 100 us
BOOT-VID-TR

t

Max = 100 us

t

CPU_PWRGD Min = 3 ms , Max = 20 ms
MCH-PWRGD

t

t

Vccp_UP
CPU_UP

t

Min = 10 us , Max = 30 us
Min = 10 us , Max = 30 us
Min = 10 us , Max = 30 us
Timing Diagram 0.

5FL.,NO.300,Yang Guang St.,NeiHu 114 TAIPEI, TAIWAN ,ROC (886-2) 8751-

C

Friday, September 04, 200 9 5 47

Penryn+Candiga GL40+ICH9M(VME40)

Title

Size Document Number Rev

Date: Sheet of

First International Computer, Inc.

A
AA

B

C
BC
BC

C

D

D

E

E

4 4

3 3

2 2

1 1

Transmission Line Type Total Trace Length Normal Impedance Spacing (mils)
ADS# , BNR# , BPRI# , BR0# , DBSY# , DEFER# , DPWR# , DRDY# , HIT# , HITM# , LOCK# ,
RS[2..0]# , TRDY# , RESET#.
Strip-line(Int. Layer)
Micro-strip(Ext. Layer)
1.0 ~ 6.5 inch 55+/-15%
5 & 10 mils

FSB Common Clock Signal Layout Guide :

Normal Impedance
0.5 ~ 5.5 inch
Width & Spacing (mils)
4 & 8 mils
DATA#[63..0]

FSB Source Synchronous Data Signal Routing Topology#1 :

Signal Name
Strip-line
Total Trace Length
Signals Name
DSTBP0#,DSTBN0#
Strobes associated with the group Strobe-to-Strobe Complement Matching
DATA#[15..0] , DINV0#
Signals Matching
+/- 100 mils +/- 25 mils
DATA#[31..16] , DINV1# +/- 100 mils
+/- 100 mils
+/- 100 mils
+/- 25 mils
+/- 25 mils
+/- 25 mils
DATA#[47..32] , DINV2#
DATA#[63..48] , DINV3#
DSTBP1#,DSTBN1#
DSTBP2#,DSTBN2#
DSTBP3#,DSTBN3#
Strobes associated with the group
A#[16..3] , REQ#[4..0]
+/- 200 mils
+/- 200 mils ADSTB0#
Strobe to Assoc. Address Signal Matching
A#[31..17] ADSTB1#
+/- 200 mils
ADSTB#[1..0]
Signals Name Signals Matching
Topology : PWRGOOD
CPU
L
L
0.5" - 12" Strip-line
L
Micro-strip
Transmission Line
Topology : INTR , NMI , A20M# , DPSLP# , IGNNE# , INIT# , SMI# , STPCLK#

A#[32-39], APM#[0-1]:Leave escape routing on for future functionality

Zo=55ohm, 0.5" max for GTLREF, Space any other switch signals away from GTLREF with a minimum of 25mils.

Should be connect to ICH8M and Crestline without T-ing(no s tub)

Rout to TP via and place gnd via w/in 100mi ls

Comp0,2 connect with Zo=27.4ohm, make trace length shorter than 0.5" and width is 18mils.

Comp1,3 connect with Zo=55ohm, make trace length shorter than 0.5" and width is 5mil s

XDP P/U & P/D

DINV#[3..0]
DSTBN#[3..0]
DSTBP#[3..0]
Transmission Line Type
Strip-line
Strip-line
Strip-line
0.5 ~ 5.5 inch
0.5 ~ 5.5 inch
0.5 ~ 5.5 inch
Data-to-Data,Strobe-to-strobe Strobe-to-Data
4 & 8 mils
4 & 8 mils
4 & 12 mils
4 & 12 mils
4 & 12 mils
4 & 12 mils
N/A
N/A

FSB Source Synchronous Data Length Variation and Strobe Matching Requirements :

FSB Source Synchronous Address Length Variation and Strobe Matching Requirements :

+/- 200 mils
*** No length matching requirements exist between ADSTB0# and ADSTB1#
Strip-line 55+/-15%
4 & 8 mils

FSB Source Synchronous Address Signal Routing :

Transmission Line Type
4 & 8 mils
Signal Name
Strip-line
Total Trace Length Normal Impedance
0.5 ~ 6.5 inch
Width & Spacing (mils)
Strip-line
Address#[31..3]
REQ#[4..0]
4 & 8 mils
0.5 ~ 6.5 inch
0.5 ~ 6.5 inch
0.5" - 12" 0" - 3.0" Microstrip
L
Rtt
Topology : FERR#
Stripline
VCCP L
L1 0.5" - 12"
CPU ICH8M
Rtt Transmission Line
L
ICH8M
Strip-line
L
Transmission Line
0.5" - 12" Micro-strip
CPU ICH8M L
L
VCCP
Rtt
CPU IMVP
VCCP
Rtt
L2+L1 L3 Strip-line
L1 L2 Rtt Transmission Line
0.5" - 6.5" 75 +/-5% Micro-strip
L3 L
Rtt
VCCP
Topology : THERMTRIP#
GMCH
L
CPU ICH7m
L1 RttL
L
Rtt
L1 L
0" - 3.0" Strip-line
L4 Transmission Line
Micro-strip
L
L1+L
Rss
Micro-strip
Strip-line
L
Strip-line
CPU Transmission Line
Topology : CPUSLP#
Transmission Line
Topology : RESET#
Micro-strip
CPU L
L
L
GMCH
GMCH

Don't allow the GTLREF routing to create splits or

discontinuities in the reference planes of the FSB signals

H_PWRGD rise time :

Max : 15ns

Processor ITP Signal Default Strapping When ITP-XDP & ITP700FLEX Dedbug Port Not Used.

TDI
TMS
TRST#
TCK
TDO
54.9 OHM +/-5%
OPEN
VCCP
VCCP
GND
GND
NC
Within 2.0" of the CPU
Within 2.0" of the CPU
Within 2.0" of the CPU
Within 2.0" of the CPU
N/A
Signal Resistor Value Connect To Resistor Placement
54.9 OHM +/-5%
649 OHM +/-5%
54.9 OHM +/-5%
Place C181 close to the CPU_TEST4 pin.
Make sure CPU_TEST4 routing is reference to GND
and away from other nossy signale.

VCCP=1.05VDDM

0'' ~ 3''

Confidential

For D.C 2K
For Q.C 1.74K

Don't allow the GTLREF routing to create splits or discontinuities in the reference planes of the FSB

signals

Zo=55ohm, 0.5" max for GTLREF, Space any other switch signals away from GTLREF with a minimum of 25mils.

For Q.C CPU
For Q.C CPU
For D.C 56
For Q.C 50
R26,AA1 For D.C 27.4 For Q.C 25.
U26,Y1 For D.C 54.9 For Q.C 50
For Q.C 51
EMI
EMI
Merom Processor (1/2) 0.

5FL.,NO.300,Yang Guang St.,NeiHu 114 TAIPEI, TAIWAN ,ROC (886-2)8751-

C

Friday, September 04, 200 9 7 47

Penryn+Candiga GL40+ICH9M(VME40)

Title

Size Document Number Rev

Date: Sheet of

First International Computer, Inc.

XDP_TRST#

XDP_DBRESET#

H_D#[63..0]

COMP

XDP_TCK

XDP_TDI

XDP_TMS

XDP_BPM#

H_GTLREF COMP

COMP

R 1.05VDDM

TEST

TEST

COMP

H_A#[35..3]

H_REQ#[4..0]

3VDDM

H_D#
H_D#
H_D#

TDI_M

XDP_TDI

H_A#

H_QCBPM

H_A#

H_D#
H_D#
H_D#
H_D#

H_A#

H_A#

H_D#

H_D#[63..0]

H_D#

H_D#

H_A#

H_A#

H_A#

H_A#

H_D#

H_D#

H_D#

H_D#

H_D#

H_D#

XDP_DBRESET#

TDO_M

H_A#

H_A#

XDP_TMS

H_QCBPM

H_A#

H_D#[63..0]

H_D#

H_A#

H_A#

H_A#

H_D#

H_D#

H_D#

H_D#

H_D#

H_D#

H_D#

H_REQ#
H_REQ#

H_REQ#

H_REQ#

H_BPM

H_GTLREF

H_A#

H_D#

H_D#

H_D#

H_REQ#

H_IERR#

H_A#

H_A#[35..3]

H_D#

H_D#

H_D#

H_D#

H_A#

H_D#

H_D#

H_D#

H_A#

H_BPM

H_BPM

H_A#

H_A#

H_A#

H_REQ#

H_A#

H_A#

H_D#

H_A#

H_A#

H_A#

H_D# H_D#

H_D#

H_D#

H_A#

H_A#

H_D#

H_D#

H_BPM

H_A#

H_A#

H_QCBPM

H_A#

H_A#

H_A#

H_D#[63..0]

H_D#

H_D#

H_D#

H_D#

H_D#

H_D#

XDP_TCK

H_D#

H_D#

H_D#

H_D#

H_D#

H_D#

H_D#

H_D#

H_D#

H_D#

XDP_TRST#

H_D#

H_D#

H_D#

XDP_BPM#

H_D#

H_D#

H_D#

H_D#

H_D#

(9,11,14,16,17,18,19,20,21,22,23,24,25,26,29,30,31,32,33,35,37,39,43,44,45)3VDDM

(8,10,11,13,14,18,20,22,44)1.05VDDM

(10)H_A#[35..3]

(10)H_A#[35..3]

(10)H_ADSTB#

(10)H_REQ#[4..0]

(10)H_DSTBN#

(10)H_DINV#

(10)H_DSTBP#

H_D#[63..0] (10)

H_D#[63..0] (10)

H_DSTBP#2 (10)

H_DSTBN#3 (10)

H_DINV#3 (10)

H_DSTBP#3 (10)

H_BNR# (10)

H_DSTBN#_ H_DRDY#

H_ADS# (10)

H_PROCHOT# (45)

(20) H_A20M#

(20)H_IGNNE#

(20)H_STPCLK# (20) H_INTR (20) H_NMI (20) H_SMI#

H_CPUSLP# (10)

H_PWRGD (20)

H_DPWR# (10)

H_DPRSTP# (11,20,45) H_DPSLP# (20)

H_CPURST# (10)

H_INIT# (20)

H_BPRI# (10)

H_DINV#_ H_DEFER#

CLK_CPU_BCLK (18) CLK_CPU_BCLK# (18)

(20)H_FERR#

(18)CPU_BSEL (18)CPU_BSEL (18)CPU_BSEL2 PSI# (45)

HOT_DOWN# (9,37)

(10)H_DSTBN# (10)H_DSTBP#

H_TRDY# (10)

(10)H_ADSTB#0 H_LOCK# (10)

H_DBSY# (10)

(10)H_DINV#

H_RS#0 (10)

PM_THRMTRIP# (11,20)

H_THERMDC (9)

H_BREQ# (10)

(9)H_QCTHERMDA

H_RS#1 (10)

(9)H_QCTHERMDC

H_DINV#2 (10)

H_RS#2 (10)

H_HIT# (10)

H_DSTBN#2 (10)

(10)H_D#[63..0]

H_THERMDA (9)

H_HITM# (10)

(10)H_D#[63..0]

1.05VDDM
1.05VDDM
1.05VDDM
1.05VDDM
3VDDM
1.05VDDM
1.05VDDM
1.05VDDM
1.05VDDM C

1000pF 25V +80-20% SMT0603 Y5V LR(NU)

R 100 Ω 1% 1/16W SMT0402 LR
C 1KΩ 1% 1/16W SMT0402 LR
R
R

1.74KΩ 1% 1/10W SMT0603 LR(NU)

R169 51 Ω 5% 1/16W SMT0402 LR(NU)

R221 0 Ω 5% 1/16W SMT0402 LR(NU)

R RES 221Ω 1% 1/16W SMT0402 LR

C 1000pF 25V +80-20% SMT0603 Y5V LR(NU)

R162 51 Ω 5% 1/16W SMT0402 LR(NU)

R

68 Ω 5% 1/16W SMT0402 TIN LR

R 100 Ω 1% 1/16W SMT0402 LR(NU)

51 Ω 5% 1/16W SMT0402 LR(NU) R

R187 54.9Ω 1% 1/16W SMT0402 LR Sn

R 51 Ω 5% 1/16W SMT0402 LR(NU)

R229 1KΩ 5% 1/16W SMT0402 LR(NU)

R185 54.9Ω 1% 1/16W SMT0402 LR Sn

R159 51 Ω 5% 1/16W SMT0402 LR(NU)

51 Ω 5% 1/16W SMT0402 LR(NU) R

R208 1KΩ 5% 1/16W SMT0402 LR(NU)

R257 1KΩ 5% 1/16W SMT0402 LR(NU)

R190 27.4Ω 1% SMT 0402 LR

R259 1KΩ 1% 1/16W SMT0402 LR(NU)

R181 54.9Ω 1% 1/16W SMT0402 LR Sn

R173 54.9Ω 1% 1/16W SMT0402 LR Sn

51 Ω 5% 1/16W SMT0402 LR(NU) R

R178 54.9Ω 1% 1/16W SMT0402 LR Sn

RP 0 Ω 5% SMT1010 1/16W 4P2R LR(NU)

21

34

0 ADDR GROUP
1 ADDR GROUP
CONTROL
XDP/ITP SIGNALS
H CLK
THERMAL
RESERVED
ICH

U35A

Penryn Ball-out Rev 1a

N
P
P
P

L

P

P R

Y
Y

U R

W

U Y U R T T W W Y

J
J

U V

M
M
N

T V B C D D

L L

K

M N J

AH
AH
H
H

M

V

D

A

AE
AE
AD
AD

AD AD

AC
AC
G
F
F

C

E

H

F
AG

E

D

C

B

C B

H

AC AC

D

K H K J L

C F F G

A

D

AC AA AB

C

A B

AB

G

AB

W AA AB AA

F

A[10]# A[11]# A[12]# A[13]# A[14]# A[15]# A[16]#

A[17]# A[18]# A[19]# A[20]# A[21]# A[22]# A[23]# A[24]# A[25]# A[26]# A[27]# A[28]# A[29]#

A[3]#

A[30]# A[31]#

RSVD[01] RSVD[02] RSVD[03] RSVD[04] RSVD[05] RSVD[06] RSVD[07] RSVD[08]

A[4]# A[5]# A[6]# A[7]# A[8]# A[9]#

A20M#

ADS#

ADSTB[0]#

ADSTB[1]#

RSVD[09]

BCLK[0] BCLK[1]

BNR#

BPM[0]# BPM[1]# BPM[2]# BPM[3]#

BPRI#

BR0#

DBR#

DBSY#

DEFER# DRDY#

FERR#

HIT# HITM#

IERR#

IGNNE#

INIT#

LINT LINT

LOCK#

PRDY# PREQ#

PROCHOT#

REQ[0]# REQ[1]# REQ[2]# REQ[3]# REQ[4]#

RESET# RS[0]# RS[1]# RS[2]#

SMI#

STPCLK#

TCK TDI TDO

THERMTRIP#

THERMDA THERMDC

TMS

TRDY#

TRST#

A[32]# A[33]# A[34]# A[35]#

RSVD[10]

C

R 0.1uF 10V 10% 0402 X5R LR(NU)

R180 27.4Ω 1% SMT 0402 LR

R213 56 Ω 5% 1/16W SMT0402 LR

R 2KΩ 1% 1/16W SMT0402 LR

1

2

DATA GRP 0
DATA GRP 1
DATA GRP 2
DATA GRP 3
MISC

U35B

Penryn Ball-out Rev 1a

R U AA Y

E F

J J H F K H

N K P R

E

L M L M P P P T R L

G

T N

Y AB V V V T U U

F

Y W Y W W AA AA AB

AE AD

G

AA AB AB AC AD AE

AF
AF

AC AE AD

E

AC AD AF AC

E K G

AF

H

N

U

AC

E

BD

J

L

Y

AE

H

M

AA

AF

AD

AE

D D

C

B B C

D

AF

A

C COMP[0] COMP[1] COMP[2] COMP[3]

D[0]# D[1]#

D[10]# D[11]# D[12]# D[13]# D[14]# D[15]#

D[16]# D[17]# D[18]# D[19]#

D[2]#

D[20]# D[21]# D[22]# D[23]# D[24]# D[25]# D[26]# D[27]# D[28]# D[29]#

D[3]#

D[30]# D[31]#

D[32]# D[33]# D[34]# D[35]# D[36]# D[37]# D[38]# D[39]#

D[4]#

D[40]# D[41]# D[42]# D[43]# D[44]# D[45]# D[46]# D[47]#

D[48]# D[49]#

D[5]#

D[50]# D[51]# D[52]# D[53]# D[54]# D[55]# D[56]# D[57]# D[58]# D[59]#

D[6]#

D[60]# D[61]# D[62]# D[63]#

D[7]# D[8]# D[9]#

TEST

DINV[0]#

DINV[1]#

DINV[2]#

DINV[3]#

DPRSTP# DPSLP# DPWR#

DSTBN[0]#

DSTBN[1]#

DSTBN[2]#

DSTBN[3]#

DSTBP[0]#

DSTBP[1]#

DSTBP[2]#

DSTBP[3]#

GTLREF

PSI#

PWRGOOD SLP#

TEST

BSEL[0] BSEL[1] BSEL[2]

TEST

TEST

TEST

TEST

R166 51 Ω 5% 1/16W SMT0402 LR(NU)

A

A

B

B

C

C

D

D

E

E

4 4

3 3

2 2

1 1

Place these inside socket cavity on L (North side secondary)

Place C? Close To pin B

Route VCCSENSE and VSSSENSE traces

at 27.4 ohms with 50mil spacing.

Place PU and PD within 1 inch of CPU

ICCA=130mA, 20mils

HFM

ICC=41A

ICCP=4.5A,180mils

TDK

Place these inside socket cavity on L (South side Primary)

Place these inside socket cavity on L (North side secondary)

Place these inside socket cavity on L (North side Primary)

Place these inside socket cavity on L8 (South side secondary)

South side secondary North side secondary

Confidential

For Q.C NU

For D.C ON

For D.C

For D.C 0 For Q.C 1.21K

For

Q.C

ON

Merom Processor (2/2) 0.

5FL.,NO.300,Yang Guang St.,NeiHu

(886-2)8751- 114 TAIPEI, TAIWAN ,ROC

(886-2)8751-

C

Friday, September 04, C

Penryn+Candiga GL40+ICH9M(VME40)

Title

Size Document Number Rev

Date: Sheet of

VCCSM_LF First International Computer, Inc.

1.5VDDM

VCORE_CPU

1.05VDDM

GTREF_CONT

H_QCBPM

BR1#

(7,10,11,13,14,18,20,22,44)1.05VDDM

(13,14,19,20,22,29,31,44)1.5VDDM

(45)VCORE_CPU

H_VID0 (45) H_VID1 (45)

H_VID3 (45)

H_VID2 (45)

H_VID5 (45)

H_VID4 (45)

H_VID6 (45)

VCCSENSE (45)

VSSSENSE (45)

1.05VDDM
1.5VDDM
VCORE_CPU
VCORE_CPU
1.5VDDM

R 0 Ω 5% 1/16W SMT0402 LR

C

0.1uF 16V

(^) ± 10% SMD0603 X7R LR

R 0 Ω 5% 1/16W SMT0402 LR

C

10uF 6.3V 10% SMT0805 X5R C2012X5R0J106K TDK LR

R 51 Ω 5% 1/16W SMT0402 LR(NU)

C

0.1uF 16V

(^) ± 10% SMD0603 X7R LR

C

10uF 6.3V 10% SMT0805 X5R C2012X5R0J106K TDK LR(NU)

C

10uF 6.3V 10% SMT0805 X5R C2012X5R0J106K TDK LR

C

10uF 6.3V 10% SMT0805 X5R C2012X5R0J106K TDK LR

R 0 Ω 5% 1/16W SMT0402 LR

C

0.1uF 16V

(^) ± 10% SMD0603 X7R LR

C

10uF 6.3V 10% SMT0805 X5R C2012X5R0J106K TDK LR(NU)

R 0 Ω 5% 1/16W SMT0402 LR

C

10uF 6.3V 10% SMT0805 X5R C2012X5R0J106K TDK LR(NU)

C

10uF 6.3V 10% SMT0805 X5R C2012X5R0J106K TDK LR(NU)

C

10uF 6.3V 10% SMT0805 X5R C2012X5R0J106K TDK LR(NU)

C

10uF 6.3V 10% SMT0805 X5R C2012X5R0J106K TDK LR

U35D

Penryn Ball-out Rev 1a

P

AE

A A A A A A

AF

B B B B B B B B C C C C C C C C C D D D D D D D D D E E E E E E E E E F F F F F F F F F G G G G H H H H J J J J K K K K

L

L L L M M M M N N N N P3 A

AF
AF
AF
AF

AF

AF

AF

A

AE
AE
AE

P P R R R R

T

T T T

U
U
U
U
V
V
V
V
W
W
W
W
Y
Y
Y
AA
AA
AA
AA
AA
AA

AA AA AA

AB
AB

AB AB AB AB AB AB AB

AC
AC
AC
AC
AC
AC
AC

AC AC AD AD AD AD AD AD AD AD AD

AE

AE

Y

A

AE AE

AE

AF

VSS[082]

VSS[148]

VSS[002] VSS[003] VSS[004] VSS[005] VSS[006] VSS[007] VSS[008] VSS[009] VSS[010] VSS[011] VSS[012] VSS[013] VSS[014] VSS[015] VSS[016] VSS[017] VSS[018] VSS[019] VSS[020] VSS[021] VSS[022] VSS[023] VSS[024] VSS[025] VSS[026] VSS[027] VSS[028] VSS[029] VSS[030] VSS[031] VSS[032] VSS[033] VSS[034] VSS[035] VSS[036] VSS[037] VSS[038] VSS[039] VSS[040] VSS[041] VSS[042] VSS[043] VSS[044] VSS[045] VSS[046] VSS[047] VSS[048] VSS[049] VSS[050] VSS[051] VSS[052] VSS[053] VSS[054] VSS[055] VSS[056] VSS[057] VSS[058] VSS[059] VSS[060] VSS[061] VSS[062] VSS[063] VSS[064] VSS[065] VSS[066] VSS[067] VSS[068] VSS[069] VSS[070] VSS[071] VSS[072] VSS[073] VSS[074] VSS[075] VSS[076] VSS[077] VSS[078] VSS[079] VSS[080] VSS[081] VSS[162]

VSS[161]

VSS[160]

VSS[159]

VSS[158]

VSS[157]

VSS[156]

VSS[155]

VSS[154]

VSS[153]

VSS[152]

VSS[151]

VSS[083] VSS[084] VSS[085] VSS[086] VSS[087] VSS[088] VSS[089] VSS[090] VSS[091] VSS[092] VSS[093] VSS[094] VSS[095] VSS[096] VSS[097] VSS[098] VSS[099] VSS[100] VSS[101] VSS[102] VSS[103] VSS[104] VSS[105]

VSS[107] VSS[108] VSS[109] VSS[110] VSS[111] VSS[112] VSS[113] VSS[114] VSS[115] VSS[116] VSS[117] VSS[118] VSS[119] VSS[120] VSS[121] VSS[122] VSS[123] VSS[124] VSS[125] VSS[126] VSS[127] VSS[128] VSS[129] VSS[130] VSS[131] VSS[132] VSS[133] VSS[134] VSS[135] VSS[136] VSS[137] VSS[138] VSS[139] VSS[140] VSS[141] VSS[142] VSS[143] VSS[144] VSS[145] VSS[146]

VSS[106]

VSS[001]

VSS[149] VSS[150]

VSS[147]

VSS[163]

C

10uF 6.3V 10% SMT0805 X5R C2012X5R0J106K TDK LR

C

10uF 6.3V 10% SMT0805 X5R C2012X5R0J106K TDK LR

R 0 Ω 5% 1/16W SMT0402 LR

C

10uF 6.3V 10% SMT0805 X5R C2012X5R0J106K TDK LR

C

10uF 6.3V 10% SMT0805 X5R C2012X5R0J106K TDK LR(NU)

R 0 Ω 5% 1/16W SMT0402 LR

U35C

Penryn Ball-out Rev 1a

A A A A A A A A A B B B B B B B B B C C C C C C C D D D D D D D E E E E E E E E E F F F F F F F F F AA AA AA AA AA AA AA AA AA AB AC AB AB AB AB AB AB

AB AB AC AC AC AC AC AC AC AD AD AD AD AD AD AD AD AE AE AE AE AE AE AE AE AF AF AF AF AF AF AF AF

B

J K M J K M N N R R T T V W

AF

AD AF AE AF AE AF AE

AE

C

G V

VCC[001] VCC[002] VCC[003] VCC[004] VCC[005] VCC[006] VCC[007] VCC[008] VCC[009] VCC[010] VCC[011] VCC[012] VCC[013] VCC[014] VCC[015] VCC[016] VCC[017] VCC[018] VCC[019] VCC[020] VCC[021] VCC[022] VCC[023] VCC[024] VCC[025] VCC[026] VCC[027] VCC[028] VCC[029] VCC[030] VCC[031] VCC[032] VCC[033] VCC[034] VCC[035] VCC[036] VCC[037] VCC[038] VCC[039] VCC[040] VCC[041] VCC[042] VCC[043] VCC[044] VCC[045] VCC[046] VCC[047] VCC[048] VCC[049] VCC[050] VCC[051] VCC[052] VCC[053] VCC[054] VCC[055] VCC[056] VCC[057] VCC[058] VCC[059] VCC[060] VCC[061] VCC[062] VCC[063] VCC[064] VCC[065] VCC[066] VCC[067]

VCC[068] VCC[069] VCC[070] VCC[071] VCC[072] VCC[073] VCC[074] VCC[075] VCC[076] VCC[077] VCC[078] VCC[079] VCC[080] VCC[081] VCC[082] VCC[083] VCC[084] VCC[085] VCC[086] VCC[087] VCC[088] VCC[089] VCC[090] VCC[091] VCC[092] VCC[093] VCC[094] VCC[095] VCC[096] VCC[097] VCC[098] VCC[099] VCC[100]

VCCA[01]

VCCP[03] VCCP[04] VCCP[05] VCCP[06] VCCP[07] VCCP[08] VCCP[09] VCCP[10] VCCP[11] VCCP[12] VCCP[13] VCCP[14] VCCP[15] VCCP[16]

VCCSENSE

VID[0] VID[1] VID[2] VID[3] VID[4] VID[5] VID[6]

VSSSENSE

VCCA[02]

VCCP[01] VCCP[02]

C

10uF 6.3V 10% SMT0805 X5R C2012X5R0J106K TDK LR(NU)

C

10uF 6.3V 10% SMT0805 X5R C2012X5R0J106K TDK LR(NU)

C

10uF 6.3V 10% SMT0805 X5R C2012X5R0J106K TDK LR

R 0 Ω 5% 1/16W SMT0402 LR

C

0.1uF 16V

(^) ± 10% SMD0603 X7R LR

C

10uF 6.3V 10% SMT0805 X5R C2012X5R0J106K TDK LR(NU)

C

10uF 6.3V 10% SMT0805 X5R C2012X5R0J106K TDK LR

C

10uF 6.3V 10% SMT0805 X5R C2012X5R0J106K TDK LR

C

10uF 6.3V 10% SMT0805 X5R C2012X5R0J106K TDK LR(NU)

C

10uF 6.3V 10% SMT0805 X5R C2012X5R0J106K TDK LR(NU)

C

10uF 6.3V 10% SMT0805 X5R C2012X5R0J106K TDK LR(NU)

C

10uF 6.3V 10% SMT0805 X5R C2012X5R0J106K TDK LR(NU)

C

0.01uF 16V 10% SMT0402 X7R LR

C

0.1uF 16V

(^) ± 10% SMD0603 X7R LR

C

10uF 6.3V 10% SMT0805 X5R C2012X5R0J106K TDK LR

C

10uF 6.3V 10% SMT0805 X5R C2012X5R0J106K TDK LR(NU)

C

10uF 6.3V 10% SMT0805 X5R C2012X5R0J106K TDK LR(NU)

C

0.1uF 16V

(^) ± 10% SMD0603 X7R LR

C

10uF 6.3V 10% SMT0805 X5R C2012X5R0J106K TDK LR(NU)

C

10uF 6.3V 10% SMT0805 X5R C2012X5R0J106K TDK LR

C

10uF 6.3V 10% SMT0805 X5R C2012X5R0J106K TDK LR(NU)

  • C T100uF 2V ± 20% ESR=18mΩ SMT7343 EEFCD0D101ER PANASONIC LR

R 100 Ω 1% 1/16W SMT0402 LR

R

100 Ω 1% 1/16W SMT0402 LR R 0 Ω 5% 1/16W SMT0402 LR

C

10uF 6.3V 10% SMT0805 X5R C2012X5R0J106K TDK LR

C

10uF 6.3V 10% SMT0805 X5R C2012X5R0J106K TDK LR(NU)

C

10uF 6.3V 10% SMT0805 X5R C2012X5R0J106K TDK LR(NU)

C

10uF 6.3V 10% SMT0805 X5R C2012X5R0J106K TDK LR(NU)

H
G
F
E
D D
C
B B
AA

5FL.,NO.300,Yang Guang St.,NeiHu

C

Penryn+Candiga GL40+ICH9M(VME40)

Title

Size Document Number Rev

Date: Sheet of

H_A#
H_A#

H_REQ#[4..0]

H_SWING

H_RCOMP

H_SWING H_RCOMP

H_AVREF

H_D#
H_D#

(7,8,11,13,14,18,20,22,44)1.05VDDM

H_ADSTB#0 (7)

H_DINV#3 (7)

H_DSTBP#1 (7)

H_BREQ# (7)

(7) H_D#[63..0]

H_HITM# (7)

H_DSTBN#3 (7)

H_DINV#1 (7)

H_DBSY# (7)

H_DSTBP#2 (7)

H_HIT# (7)

H_DSTBN#1 (7)

H_DRDY# (7)

H_DINV#2 (7)

H_DINV#0 (7)

H_DSTBN#2 (7)

H_REQ#[4..0] (7)

H_DSTBP#0 (7)

H_DSTBN#0 (7)

H_ADS# (7)

H_ADSTB#1 (7)

H_A#[35..3] (7)

H_BNR# (7)

H_DSTBP#3 (7)

H_DPWR# (7)

CLK_MCH_BCLK (18) CLK_MCH_BCLK# (18)

H_LOCK# (7)

H_BPRI# (7)

(7)H_CPURST#

H_DEFER# (7)

H_RS#0 (7) H_RS#1 (7) H_RS#2 (7)

(7)H_CPUSLP#

H_TRDY# (7)

1.05VDDM

RES 24.9Ω 1% 1/16W SMT0402 LR

HOST

N
N
M
M
E
F
F
B
J
J
H
H
L
L
A
A
BG
AH
AH
AE
AE
Y
Y
AD
AD
BC
BC
BF
BF
H_A#_
H_A#_

H_BNR# H_BPRI# H_BREQ#

HPLL_CLK#

H_CPURST#

H_D#_
H_D#_

H_DPWR#

H_AVREF H_DVREF

H_TRDY#

H_HIT# H_HITM#

H_SWING

H_CPUSLP#

2KΩ 1% 1/16W SMT0402 LR

1

H
G G
F F
E E
D D
C C
B B
AA

20miles

0 = Dynamic ODT Disabled

1 = DMI * 4 ( Default )

CFG

CFG [12:13]

CFG [2:0]

1 = SDVO or PCIE X1 are operatingsimulaneously via the PEG port.

00 = Clock Gating Disable

000=FSB

11 = Normal Operation ( Default )

CFG

CFG

0 = Only SDVO or PCIE X1 is operationl ( default )

010=FSB

CFG

10 = All Z Mode Enable

CFG

01 = XOR Mode Enabled

0 = DMI * 2

GMCH Strapping Requirements

0 = Lane Reverse

1 = DMI Lane Reversal Enabled ( Default )

1 = Normal Operation ( Default )

0 = Normal ( Default ) (DMI lane)

1 = Lanes Reversed

(PCIE)

0.35V

011=FSB

CFG6 0 = ITPM is enabled

1 = ITPM is disabled ( Default )

CFG

CFG

0 = Isolators are bypassed

1= Isolators are active (Default)

1= PCIE loopback disable(Default)

0 = PCIE loopback enable

For checklist v1.

For checklist v1.

Install it if GMCH

disable.

Close To pin AV

Crestline DMI/Graphic (2/6) 0.

5FL.,NO.300,Yang Guang St.,NeiHu 114 TAIPEI, TAIWAN ,ROC (886-2)8751-

C

Friday, September 04, 2009 11 47

Penryn+Candiga GL40+ICH9M(VME40)

Title

Size Document Number Rev

Date: Sheet of

First International Computer, Inc.

PM_EXTTS#

MCH_CFG_

SM_RCOMP_VOH

MCH_CFG_

RST_IN#_MCH

MCH_CFG_

SM_RCOMP_VOL

MCH_CFG_

MCH_CFG_

SM_RCOMP_VOH

SM_RCOMP_VOL

MCH_CFG_

MCH_CFG_

CLK_MCH_OE#

PEG_COMP

MCH_CFG_

SM_RCOMP#

SM_RCOMP

3VDDM

1.8VDDS

TV_DCONSEL

TV_DCONSEL

DMI_TXP DMI_TXP DMI_TXP DMI_TXP

DMI_TXN

DMI_TXN DMI_TXN

DMI_RXP

DMI_RXP

DMI_RXP

DMI_RXP

DMI_RXN DMI_RXN DMI_RXN DMI_RXN

CLK_MCH_OE#

1.05VDDM_PEG

SM_DRAMRST#

DMI_TXN

CL_REF CL_REF

SM_VREF

1.05VDDM

MCH_CFG_

SDVO_CTRL_DATA

SDVO_CTRL_CLK

TV_DCONSEL

TV_DCONSEL

MCH_CFG_

PM_EXTTS# PM_EXTTS#

MCH_CFG_

TV_DCONSEL

MCH_CFG_

MCH_CFG_

TV_DCONSEL

MCH_CFG_

MCH_CFG_

MCH_CFG_

MCH_CFG_

PM_EXTTS#

SDVO_CTRL_CLK SDVO_CTRL_DATA

SDVO_CTRL_DATA

SM_VREF

(13,14,16,17,44)1.8VDDS

(7,9,14,16,17,18,19,20,21,22,23,24,25,26,29,30,31,32,33,35,37,39,43,44,45) 3VDDM

(14)1.05VDDM_PEG

(7,8,10,13,14,18,20,22,44)1.05VDDM

(18)MCH_BSEL

(18)MCH_BSEL

CL_DATA0 (21)

CL_CLK0 (21)

CL_RST#0 (21)

(18)MCH_BSEL

DREFSSCLK# (18)

DREFSSCLK (18)

DREFCLK (18) DREFCLK# (18)

(7,20,45)H_DPRSTP#

CLK_PCIE_3GPLL (18)

(21,45)PM_DPRSLPVR

(19) PLT_RST#

CLK_PCIE_3GPLL# (18)

(17)PM_EXTTS# (23,45)DELAY_VR_PWRGOOD

(16)PM_EXTTS#

MPWROK (21,23,37)

DMI_TXP1 (19)

DMI_TXP2 (19)

DMI_TXP0 (19)

DMI_TXP3 (19)

DMI_TXN1 (19)

DMI_TXN3 (19) DMI_TXN2 (19)

DMI_TXN0 (19)

SM_PWROK

(24,37)LCD_BRIGHTNESS (37)LVDS_ENABKL

TV_YU TV_CU

M_CLK_DDR#1 (16)

M_CLK_DDR#0 (16)

M_CS#1 (16)

M_CS#3 (17)

M_CLK_DDR#4 (17)

M_ODT2 (17)

M_ODT0 (16)

M_CS#2 (17)

M_CLK_DDR#3 (17)

M_CKE3 (17)

M_ODT3 (17)

M_ODT1 (16)

M_CKE4 (17)

M_CLK_DDR1 (16)

MCH_ICH_SYNC# (21)

M_CS#0 (16)

M_CLK_DDR4 (17)

CLK_MCH_OE# (18)

(21)PM_BMBUSY#

M_CKE0 (16) M_CKE1 (16)

M_CLK_DDR3 (17)

M_CLK_DDR0 (16)

(7,20)PM_THRMTRIP#

DMI_RXP3 (19)

DMI_RXP0 (19)

DMI_RXP2 (19) DMI_RXP1 (19)

DMI_RXN2 (19)

DMI_RXN0 (19)

DMI_RXN3 (19)

DMI_RXN1 (19)

DFGT_VR_EN

MCH_TSATN

(24)LVDS_DDC_CLK (24)LVDS_DDC_DATA

(24)LVDS_ENALCD

(24)LVDS_TXCLK_LN

(24)LVDS_TXOUT_L1N (24)LVDS_TXOUT_L2N

(24)LVDS_TXOUT_L0P

(24)LVDS_TXOUT_L0N

(24)LVDS_TXOUT_L1P (24)LVDS_TXOUT_L2P

(24)LVDS_TXCLK_LP

(25)Q_VEDAT

(25)VSYNC

(25)HSYNC

(25)Q_VECLK

(25)GREEN

(25) BLUE

(25) RED

1.8VDDS
1.05VDDM
3VDDM
3VDDM
1.05VDDM_PEG
1.8VDDS
1.05VDDM
3VDDM
1.8VDDS
1.8VDDS

R249 4.02KΩ 1% 1/10W SMT0603 LR(NU)

R177 200 Ω 1% 1/16W SMT0402 LR

R 100 Ω 5% 1/16W SMT0402 LR

R 1KΩ 1% 1/16W SMT0402 LR

R 100KΩ 1% 1/16W SMT0402 LR(NU)

R250 4.02KΩ 1% 1/10W SMT0603 LR(NU)

R511 RES 80.6Ω 1% 1/10W SMT 0603 LR

R RES 49.9Ω 1% 1/16W SMT

R 1KΩ 1% 1/16W SMT0402 LR

R209 75 Ω 1% 1/16W SMT0402 LR

R236 56 Ω 5% 1/16W SMT0402 LR

R RES 2.4KΩ 1% 1/16W SMT0402 LR

R234 RES 2.2KΩ 1% 1/16W SMT0402 LR(NU)

RP 0 Ω 5% SMT1010 1/16W 4P2R LR

1 2

4 3

R224 RES 150Ω 1% 1/16W SMT0402 LR

R510 RES 80.6Ω 1% 1/10W SMT 0603 LR T4 1

PM

MISC

NC

DDR

CLK/

CONTROL/COMPENSATION

CLK

DMI

CFG

RSVD

GRAPHICS

VID

ME

HDA

U34B

CANTIGA_1p U34A
AP
AT
AT
AV
AV
AR
AR
AU
AU
BC
AY
AY
AY

BB

BA

AY

AV
AR
BC
BD

AY

BF

AY

BG
BH

P R

P

T R

T

P P C

N
M

E C C N P T R

M
L

H

R

N P

AT
AT

B

AE

F

AE
AE

AE

AH

AE AE AE

AH

AE AE AE

AH
AD

AE

AF
AH
AL
AN
AN
AK
AM
AM
BG
BF
BH
BF

B

AU

AV

AY

AH

AH AH AH

M

N R T

B B G F

C

BF
BH

T R

K

AH AH

AN
AJ
AJ

AH

A
BG
BF

BD

BC
BH
BG
BE
BH
BF
BG
BH
BH
BH

BH

BG

G E K

T

H

B

E

F

BH

E

B

N

BF BH

BG

BE

BG

BF

BD

BC

F

AV

AR BF

M

B B B C

A

M

B

SA_CK_ SA_CK_ SB_CK_

SA_CK#_ SA_CK#_ SB_CK#_

SA_CKE_ SA_CKE_ SB_CKE_ SB_CKE_

SA_CS#_ SA_CS#_ SB_CS#_ SB_CS#_

SM_DRAMRST#

SA_ODT_ SA_ODT_ SB_ODT_ SB_ODT_

SM_RCOMP SM_RCOMP#

CFG_ CFG_

CFG_

CFG_ CFG_

CFG_

CFG_ CFG_ CFG_ CFG_ CFG_ CFG_ CFG_ CFG_ CFG_ CFG_ CFG_ CFG_ CFG_ CFG_ CFG_

PM_SYNC#

PM_EXT_TS#_ PM_EXT_TS#_ PWROK RSTIN#

DPLL_REF_CLK DPLL_REF_CLK# DPLL_REF_SSCLK DPLL_REF_SSCLK#

DMI_RXN_ DMI_RXN_ DMI_RXN_ DMI_RXN_

DMI_RXP_ DMI_RXP_ DMI_RXP_ DMI_RXP_

DMI_TXN_ DMI_TXN_ DMI_TXN_ DMI_TXN_

DMI_TXP_ DMI_TXP_ DMI_TXP_ DMI_TXP_

RSVD

RSVD

RSVD

RSVD

RSVD RSVD RSVD RSVD

PM_DPRSTP#

SB_CK_

SB_CK#_

RSVD

RSVD RSVD RSVD RSVD

RSVD RSVD RSVD RSVD

GFX_VID_ GFX_VID_ GFX_VID_ GFX_VID_

GFX_VR_EN

SM_RCOMP_VOH SM_RCOMP_VOL

THERMTRIP# DPRSLPVR

RSVD

CL_CLK CL_DATA CL_PWROK CL_RST# CL_VREF

NC_

NC_ NC_ NC_ NC_ NC_ NC_ NC_ NC_ NC_ NC_ NC_ NC_ NC_ NC_ NC_

SDVO_CTRLCLK SDVO_CTRLDATA CLKREQ#

RSVD

ICH_SYNC#

TSATN#

PEG_CLK#

PEG_CLK

NC_

GFX_VID_

RSVD

DDPC_CTRLCLK

NC_ NC_ NC_ NC_ NC_ NC_ NC_ NC_ NC_

SM_VREF SM_PWROK SM_REXT

RSVD

HDA_BCLK HDA_RST# HDA_SDI HDA_SDO HDA_SYNC

DDPC_CTRLDATA

RSVD

R 1KΩ 1% 1/16W SMT0402 LR

R 10KΩ 5% 1/16W SMT0402 LR

R232 RES 2.2KΩ 1% 1/16W SMT0402 LR(NU)

LVDS

PCI-EXPRESS

GRAPHICS

TV

VGA

U34C

CANTIGA_1p U34E

T T

H

J

L L N P N T U

Y
Y
Y
AA

AD

AC

AD

H

J

L L N P N T U

Y
W
Y

AA AD AC AD

J

Y

M M R N T U U

M

AA AA AA AD AC

M

J L M M M R N T U U Y Y AA AA AD AD

M

M K J

M C B E E C C

H E G

D F

B A

A H G

G F

G

F H K

H

E

H J

G

J E

J

G

L

H

B

L

C E

A

B

J

K

PEG_COMPI PEG_COMPO

PEG_RX#_ PEG_RX#_ PEG_RX#_ PEG_RX#_ PEG_RX#_ PEG_RX#_ PEG_RX#_ PEG_RX#_ PEG_RX#_ PEG_RX#_ PEG_RX#_ PEG_RX#_ PEG_RX#_ PEG_RX#_ PEG_RX#_ PEG_RX#_

PEG_RX_ PEG_RX_ PEG_RX_ PEG_RX_ PEG_RX_ PEG_RX_ PEG_RX_ PEG_RX_ PEG_RX_ PEG_RX_ PEG_RX_ PEG_RX_ PEG_RX_ PEG_RX_ PEG_RX_ PEG_RX_

PEG_TX#_

PEG_TX#_

PEG_TX#_ PEG_TX#_ PEG_TX#_ PEG_TX#_ PEG_TX#_ PEG_TX#_ PEG_TX#_

PEG_TX#_

PEG_TX#_ PEG_TX#_ PEG_TX#_ PEG_TX#_ PEG_TX#_

PEG_TX#_

PEG_TX_ PEG_TX_ PEG_TX_ PEG_TX_ PEG_TX_ PEG_TX_ PEG_TX_ PEG_TX_ PEG_TX_ PEG_TX_ PEG_TX_ PEG_TX_ PEG_TX_ PEG_TX_ PEG_TX_ PEG_TX_

L_CTRL_CLK

L_CTRL_DATA L_DDC_CLK L_DDC_DATA

L_VDD_EN LVDS_IBG LVDS_VBG LVDS_VREFH LVDS_VREFL LVDSA_CLK# LVDSA_CLK

LVDSA_DATA#_ LVDSA_DATA#_ LVDSA_DATA#_

LVDSA_DATA_ LVDSA_DATA_

LVDSB_CLK# LVDSB_CLK

LVDSB_DATA#_ LVDSB_DATA#_ LVDSB_DATA#_

LVDSB_DATA_ LVDSB_DATA_

L_BKLT_EN

TVA_DAC TVB_DAC TVC_DAC

TV_RTN

CRT_BLUE

CRT_DDC_CLK CRT_DDC_DATA

CRT_GREEN

CRT_HSYNC CRT_TVO_IREF

CRT_RED

CRT_IRTN

CRT_VSYNC

LVDSA_DATA_

LVDSB_DATA_

L_BKLT_CTRL

TV_DCONSEL_ TV_DCONSEL_

LVDSA_DATA#_

LVDSA_DATA_

LVDSB_DATA#_

LVDSB_DATA_

R207 0 Ω 5% 1/16W SMT0402 LR(NU)

C 0.1uF 16V 80-20% 0402 Y5V LR(NU)

C

C 0.1uF 10V 10% 0402 X5R LR

R210 RES 150Ω 1% 1/16W SMT0402 LR

R170 200 Ω 1% 1/16W SMT0402 LR

C

0.01uF 16V 10% SMT0402 X7R LR

R155 499 Ω 1% 1/16W SMT0402 LR

R 1KΩ 1% 1/16W SMT0402 LR

R 499 Ω 1% 1/16W SMT0402 LR

R231 RES 2.2KΩ 1% 1/16W SMT0402 LR(NU)

R226 75 Ω 1% 1/16W SMT0402 LR

R219 RES 150Ω 1% 1/16W SMT0402 LR

R216 75 Ω 1% 1/16W SMT0402 LR

C

2.2uF 10V

(^) ± (^) 10% SMT0603 X5R C1608X5R1A225KT TDK LR

R243 RES 2.2KΩ 1% 1/16W SMT0402 LR(NU)

R233 RES 2.2KΩ 1% 1/16W SMT0402 LR(NU)

R 10KΩ 5% 1/16W SMT0402 LR

R 10KΩ 1% 1/16W SMT0402 LR

C 0.1uF 16V 80-20% 0402 Y5V LR(NU)

R242 RES 2.2KΩ 1% 1/16W SMT0402 LR(NU)

1 T

RP 10KΩ 5% SMT1010 1/16W 4P2R LR

1 2

4 3

C

0.01uF 16V 10% SMT0402 X7R LR

R201 RES 2.2KΩ 1% 1/16W SMT0402 LR

RP RP 2.2KΩ 5% SMT1010 4P2R 1/16W LR(NU)

R214 100KΩ 5% 1/16W SMT0402 LR

R260 4.02KΩ 1% 1/10W SMT0603 LR

T5 (^1)

R 3.01K 1% 1/10W 0603 LR

1 T

C 2.2uF 10V

(^) ± (^) 10% SMT0603 X5R C1608X5R1A225KT TDK LR

R247 10KΩ 5% 1/16W SMT0402 LR

R227 0 Ω 5% 1/16W SMT0402 LR

R248 RES 2.2KΩ 1% 1/16W SMT0402 LR

R256 4.02KΩ 1% 1/10W SMT0603 LR(NU)

H H
G G
F F
E E
D D
C C
BB
AA

308mils

20mils

VIA=2400mA / 100mils

Confidential

10/2 MODIFY

VIA=7700mA / 320mils

EXT VGA VGA_VDD NEED PULL DOWN

20090429 modify VGA_VDD
change to 1.05VDDM
20090429 modify VGA_VDD
change to 1.05VDDM
RF
RF

5FL.,NO.300,Yang Guang St.,NeiHu

C

Penryn+Candiga GL40+ICH9M(VME40)

Title

Size Document Number Rev

Date: Sheet of

1.05VDDM

1.5VDDM

1.8VDDS

(7,8,10,11,14,18,20,22,44)1.05VDDM

(8,14,19,20,22,29,31,44)1.5VDDM

VCC_AXG_NCTF_ VSS_AXG_SENSE

VCC_AXG_SENSE

(11,14,16,17,44)1.8VDDS

1.05VDDM
1.05VDDM
1.8VDDS
1.5VDDM
1.05VDDM
1.05VDDM
1.05VDDM

POWER

VCC

NCTF

VCC

CORE

AM
AJ
Y
Y
AE
AE
VCC_NCTF_
VCC_NCTF_
VCC_
VCC_

T100uF 2V

(^) ± (^) 20% ESR=18m

Ω

C SMT7343 EEFCD0D101ER PANASONIC LR

MO-CAP 5pF 50V

(^) ±

C 0.5pF SMT0402 NPO LR(NU)
C 10uF 6.3V 10% SMT0805 X5R C2012X5R0J106K TDK LR(NU)

T100uF 2V

(^) ± (^) 20% ESR=18m

Ω

MO-CAP 5pF 50V

(^) ±

C C217 0.22uF 10V 0603 X7R LR

PS355NS 80V 100mA SMT0805 PSI LR

N P

220uF 2V

(^) ± (^) 20% 15m

Ω

C 10uF 10V +80-20% SMT0805 Y5V LR(NU)

POWER

VCC

SM

VCC

GFX

VCC

GFX

NCTF

VCC

SM

LF

BF
BD
BC
BA
AV
AU
AT
AN
BH
BG
VCC_SM_
VCC_SM_
VCC_AXG_NCTF_
VCC_AXG_NCTF_
VCC_AXG_
VCC_AXG_

VCC_AXG_SENSE

VCC_SM_36/NC VCC_SM_37/NC VCC_SM_38/NC VCC_SM_39/NC VCC_SM_40/NC VCC_SM_41/NC

10uF 6.3V 10% SMT0805 X5R C2012X5R0J106K TDK LR(NU)

10uF 6.3V 10% SMT0805 X5R C2012X5R0J106K TDK LR(NU)

C C209 MO-CAP 1uF 6.3V 10% SMT 0603 X5R C1608X5R0J105K TDK LR

4.7uF 6.3V

(^) ± (^) 10% SMT0805 X5R C2012X5R0J475KT TDK LR MO-CAP 5pF 50V

(^) ±

0.47uF 10V

(^) ± 10% SMD0603 X5R LR

1

H H
G G
F F
E E
D D
C C
B
AA
VIA=100mA / 10mils
VIA=250mA / 10mils
VIA=80mA / 10mils
VIA=200mA / 10mils
VIA=5mA / 10mils
VIA=1200mA / 60mils

0.1uf caps in 1.5VDDM_xPLL need to be located as edge caps

within 200mils

10mils
VIA=80mA / 10mils
VIA=150mA / 10mils
VIA=200mA / 20mils
VIA=100mA / 10mils
VIA=850mA / 40mils
20mils
20mils

(24mA)

Caps used in 2.5VDDM_CRTDAC should be within 250mils of

edge

VIA=50mA / 10mils
VIA=350mA / 20mils
VIA=250mA / 10mils

(70mA)

Caps used in 1.5VDDM_TVDAC and 1.5VDDM_QTVDAC should

be within 250mils of edge

VIA=100mA / 10mils
20060117A-EMI
20mils

(24mA)

Confidential

9/14 modified
remove UMA
parts
50mA
150mA
80mA
80mA
100mA
10mA
150mA
5mA
10mA
80mA
40mA
500mA
250mA
RF
RF
RF
RF
RF
RF
RF
RF
RF
RF
RF
Crestline Power (5/6) 0.

5FL.,NO.300,Yang Guang St.,NeiHu 114 TAIPEI, TAIWAN ,ROC (886-2)8751-

Custom

Friday, September 04, 20 09 14 47

Penryn+Candiga GL40+ICH9M(VME40)

Title

Size Document Number Rev

Date: Sheet of

First International Computer, Inc.

1.05VDDM_PEGPLL

3VDDM

1.5VDDM

1.05VDDM

1.5VDDS_DDR

1.05VDDM_PEG

VTT_LF

VTT_LF

VTT_LF

1.05VDDM_DMI

1.05VDDM_PEG

3VDDM_HV

3VDDM_HV

1.8VDDS

(8,13,19,20,22,29,31,44)1.5VDDM

(7,8,10,11,13,18,20,22,44)1.05VDDM

(7,9,11,16,17,18,19,20,21,22,23,24,25,26,29,30,31,32,33,35,37,39,43,44,45)3VDDM

1.5VDDS_DDR

(11)1.05VDDM_PEG

(11,13,16,17,44)1.8VDDS

1.05VDDM
1.05VDDM
1.05VDDM
1.5VDDM
1.05VDDM
1.05VDDM
1.05VDDM
1.5VDDM
1.05VDDM
1.05VDDM
1.05VDDM
3VDDM
1.8VDDS
1.05VDDM_PEG
1.05VDDM
1.05VDDM_MPLL
1.05VDDM_HPLL
1.05VDDM_DPLLB
1.05VDDM_DPLLA
1.05VDDM_MPLL
1.05VDDM_HPLL
1.05VDDM_DPLLA
3VDDM 1.05VDDM_DPLLB
1.8VDDS
1.8VDDS
3VDDM_TVDACA
VCCA_TVDAC
3VDDM_TVDACA
VCCA_TVDAC
3VDDM
1.8VDDS_TXLVDS
1.05VDDM
3VDDM_HV
1.05VDDM_PEGPLL
1.05VDDM_PEGPLL
3VDDM_HV
1.8VDDS_TXLVDS

C 10uF 10V ± 10% SMT0805 X5R T=1.25mm C2012X5R1A106KT TDK LR

C 2.2uF 10V ± 10% SMT0603 X5R C1608X5R1A225KT TDK LR

D C216 0.1uF 10V 10% 0402 X5R LR

R215 SPWR 0 5% 1/16W 0402

C

C 0.1uF 10V 10% 0402 X5R LR(NU)

C 0.022uF 16V 10%SMT0402 X7R LR

DN

PS355NS 80V 100mASMT0805 PSI LR

N P

R 1 Ω 1% 1/10W SMT0603 LR

C

C 0.5pF SMT0402 NPO LR(NU)

C 4.7uF 6.3V

(^) ± (^) 10% SMT0805 X5R C2012X5R0J475KT TDK LR

L
L

100MHz 600Ω SMT0603 FCM1608KF-601T02 TAI-TECH LR

L SPWR 0 5% 1/16W 0 603

C 0.022uF 16V 10%SMT0402 X7R LR

C 10uF 6.3V 10% SMT0805X5R C2012X5R0J106K TDK LR

R SPWR 0 5% 1/16W 0603

C

C 0.1uF 10V 10% 0402 X5R LR

C 10uF 10V ± 10% SMT0805 X5R T=1.25mm C2012X5R1A106KT TDK LR(NU)

C

C C240 0.1uF 10V 10% 0402 X5R LR

R SPWR 0 5% 1/16W 0603

C

MO-CAP 5pF 50V ± 0.5pF SMT0402 NPO LR(NU)

R

0 Ω 5% 1/16W SMT0402 LR

R

SPWR 0 5% 1/16W 0402

C

MO-CAP 5pF 50V ± 0.5pF SMT0402 NPO LR(NU)

C

C 0.1uF 10V 10% 0402 X5R LR(NU)

C

MO-CAP 5pF 50V ± 0.5pF SMT0402 NPO LR(NU)

C 10uF 10V ± 10% SMT0805 X5R T=1.25mm C2012X5R1A106KT TDK LR

C

MO-CAP 5pF 50V ± 0.5pF SMT0402 NPO LR(NU)

C 10uF 6.3V 10% SMT0805X5R C2012X5R0J106K TDK LR

R SPWR 0 5% 1/16W 0 603

POWER

CRT

PLL

A

PEG

A

SM

TV

D

TV/CRT

LVDS

VTTLF

PEG

SM

CK

AXF

VTT

DMI

HV

A

CK

A

LVDS

HDA

U34H

CANTIGA_1p U34G
V
U
V

U

AD
AD

AA

B
B

A

F

L

AD

J

AE

B A

AA

U

T

U T

T U T

AF

U T

T U T U T U T U

U

AP

AN

M
AM
M

A L

AB
AH
AF

BF BH

BG

BF

M

L

B B A

AR

AP
AN

AR

AP
AT

AR AP

K

J

C B

V

L

U

V

U U

AN

AP

AN
AN
AM
AM
AM
AL
AM
AL
AM

T

V

U

A

AH

AG

B

AL

A

VTT_ VTT_ VTT_ VTT_

VCCA_PEG_BG

VCCA_PEG_PLL

VCCA_CRT_DAC_ VCCA_CRT_DAC_

VCCA_DPLLA

VCCA_DPLLB

VCCA_HPLL

VCCA_LVDS

VCCA_MPLL

VCCA_TV_DAC_ VCCA_TV_DAC_

VCCD_PEG_PLL

VTT_ VTT_ VTT_ VTT_

VTT_ VTT_ VTT_

VCCD_HPLL

VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_

VTT_

VCCA_SM_CK_ VCCA_SM_CK_

VCCA_DAC_BG

VCCD_TVDAC

VTTLF VTTLF VTTLF

VCC_DMI_ VCC_DMI_

VCC_SM_CK_ VCC_SM_CK_ VCC_SM_CK_ VCC_SM_CK_

VCCD_LVDS_

VCCD_QDAC

VCC_AXF_ VCC_AXF_ VCC_AXF_

VCCA_SM_ VCCA_SM_ VCCA_SM_ VCCA_SM_ VCCA_SM_

VCCA_SM_ VCCA_SM_ VCCA_SM_

VCC_TX_LVDS

VSSA_LVDS

VCC_HV_ VCC_HV_

VCC_PEG_

VCCD_LVDS_

VCC_PEG_ VCC_PEG_ VCC_PEG_ VCC_PEG_

VCCA_SM_

VCCA_SM_CK_ VCCA_SM_CK_ VCCA_SM_CK_ VCCA_SM_CK_NCTF_ VCCA_SM_CK_NCTF_ VCCA_SM_CK_NCTF_ VCCA_SM_CK_NCTF_ VCCA_SM_CK_NCTF_ VCCA_SM_CK_NCTF_ VCCA_SM_CK_NCTF_

VTT_ VTT_ VTT_

VCC_HV_

VCC_DMI_ VCC_DMI_

VSSA_DAC_BG

VCCA_SM_CK_NCTF_

VCC_HDA

C

C 0.1uF 10V 10% 0402 X5R LR

C 10uF 10V ± 10% SMT0805 X5R T=1.25mm C2012X5R1A106KT TDK LR

C 10uF 10V ± 10% SMT0805 X5R T=1.25mm C2012X5R1A106KT TDK LR

C 0.022uF 16V 10%SMT0402 X7R LR

R RES 10Ω 5% 1/16W SMT0402 LR

C

MO-CAP 5pF 50V ± 0.5pF SMT0402 NPO LR(NU)

R 0 Ω 5% 1/10W SMT0603 LR(NU)

C 10uF 10V ± 10% SMT0805 X5R T=1.25mm C2012X5R1A106KT TDK LR(NU)

R 1 Ω 1% 1/10W SMT0603 LR

R509 RES 1Ω 1% 1/16W SMT 0402 LR

C

MO-CAP 5pF 50V ± 0.5pF SMT0402 NPO LR(NU)

C

C 0.1uF 10V 10% 0402 X5R LR

C 0.1uF 10V 10% 0402 X5R LR

R SPWR 0 5% 1/16W 0603

C

10uF 10V

(^) ± 10% SMT0805 X5R T=1.25mm C2012X5R1A106KT TDK LR

C

4.7uF 6.3V ± 10% SMT0805 X5R C2012X5R0J475KT TDK LR

  • C T100uF 2V ± 20% ESR=18mΩ SMT7343 EEFCD0D101ER PANASONIC LR

C

C C236 1 2 0.47uF 10V ± 10% SMD0603 X5R LR

1

2

C 10uF 10V ± 10% SMT0805 X5R T=1.25mm C2012X5R1A106KT TDK LR

R

SPWR 0 5% 1/16W 0402

C 0.022uF 16V 10%SMT0402 X7R LR

L RES 5.6Ω 5% 1/10W SMT0603RTT035R6JTP RALEC LR

C

0.47uF 10V

(^) ± (^) 10% SMD0603 X5R LR

1

2

C214T100uF 2V

(^) ± (^) 20% ESR=18m

Ω SMT7343 EEFCD0D101ER PANASONIC LR

C MO-CAP 1uF 6.3V 10% SMT 0603 X5R C1608X5R0J105K TDK LR

C

4.7uF 6.3V ± 10% SMT0805 X5R C2012X5R0J475KT TDK LR

C 0.1uF 10V 10% 0402X5R LR

C 0.1uF 10V 10% 0402 X5R LR

L

SPWR 0 5% 1/16W 0603

C 0.1uF 10V 10% 0402X5R LR

C

0.47uF 10V

(^) ± (^) 10% SMD0603 X5R LR

1

2

C 0.1uF 10V 10% 0402X5R LR

C

0.1uF 10V 10% 0402 X5R LR

L

SPWR 0 5% 1/16W 0603

C 0.1uF 10V 10% 0402 X5R LR

C 0.1uF 10V 10% 0402X5R LR

C

10uF 10V

(^) ± (^) 10% SMT0805 X5R T=1.25mm C2012X5R1A106KT TDK LR

C

10uF 6.3V 10% SMT0805 X5R C2012X5R0J106K TDK LR(NU)

MO-CAP 5pF 50V ± 0.5pF SMT0402 NPO LR(NU)C

R220 0 Ω 5% 1/4W SMT1206 LR

C

10uF 10V ± 10% SMT0805 X5R T=1.25mm C2012X5R1A106KT TDK LR

MO-CAP 5pF 50V ± 0.5pF SMT0402 NPO LR(NU)C

C 0.1uF 10V 10% 0402 X5R LR

C 10uF 10V ± 10% SMT0805 X5R T=1.25mm C2012X5R1A106KT TDK LR(NU)

C

MO-CAP 5pF 50V ± 0.5pF SMT0402 NPO LR(NU)

R SPWR 0 5% 1/16W 0402

C 0.1uF 10V 10% 0402X5R LR

L

SPWR 0 5% 1/16W 0603

C

0.022uF 16V 10%SMT0402 X7R LR

C

MO-CAP 1uF 6.3V 10% SMT 0603 X5R C1608X5R0J105K TDK LR

L

SPWR 0 5% 1/16W 0603

C 0.1uF 10V 10% 0402 X5R LR

R

0 Ω 5% 1/10W SMT0603 LR

C

MO-CAP 5pF 50V ± 0.5pF SMT0402 NPO LR(NU)

C

0.1uF 10V 10% 0402 X5R LR

R

SPWR 0 5% 1/16W 0603

C

MO-CAP 5pF 50V ± 0.5pF SMT0402 NPO LR(NU)

C

0.47uF 10V

(^) ± (^) 10% SMD0603 X5R LR

1

2

C 0.1uF 10V 10% 0402 X5R LR

R245 SPWR 0 5% 1/16W 0603

C 10uF 10V ± 10% SMT0805 X5R T=1.25mm C2012X5R1A106KT TDK LR

L

SPWR 0 5% 1/16W 0603

5 4 3 2 1

D D

C
BB
AA
Place these 0.1uF caps near
So-Dimm0 pin79~pin
area
20mil

Confidential

Place these 2.2uF caps near
So-Dimm

20mil

M_VREF

40 mils

20mil
Other signal
20mil
Other signal

Connector to D RAM

thermal sens or

20mil

Place one cap close to every 2 pul lup resistors
terminated to 0.9VDDT_DDRII

160mil

SO-DIMM

Close To SO-DIMM0 CON and Pin 1
RF
RF
RF
DDR2 SDRAM SO-DIMM0 0.

5FL.,NO.300,Yang Guang St.,NeiHu 114 TAIPEI, TAIWAN ,ROC (886-2)8751-

C

Friday, September 04, 200 9 16 47

Penryn+Candiga GL40+ICH9M(VME40)

Title

Size Document Number Rev

Date: Sheet of

First International Computer, Inc.

M_A_DQS

M_A_DQ

M_A_DQ

M_A_DQ

M_A_DQ

M_A_A
M_A_A

M_ODT

M_A_DQ

M_CKE

M_A_A

M_ODT

M_A_DM

M_CKE

M_A_RAS#

M_A_BS

M_A_DQ

M_A_DM

M_A_DQ

M_A_DQ

M_A_A

M_A_DM

M_A_A

M_A_A

M_A_DQ

M_A_DQS

M_A_DQ

M_A_DQS#

M_A_DQ

M_CS#

M_A_DQ

M_A_DQ

M_A_A

M_A_DQ

M_A_DQ

M_A_DQ

M_A_DQ

M_A_BS

M_A_A

M_A_DQ

M_A_A M_A_DQ

1.8VDDS

M_A_DM[7..0]

M_A_DQ

M_A_A

M_A_DQ

M_A_A

M_A_DQ

M_A_DM

M_A_DQ

M_A_DQ

M_A_DQS#

M_A_DQ

M_A_A

M_A_A

3VDDM

M_A_A

M_A_BS

M_A_DQ

M_A_DQS#[7..0]

M_A_DQ[63..0]

M_A_DQ

M_A_DQ

M_A_A

M_A_DQS

M_A_DQ

M_A_DQS

M_A_DQ

M_A_A

M_A_DM

M_A_DQ

SO-DIMM0_VREF

M_A_DQS[7..0]

M_A_A

M_A_DQ

M_A_DQ M_A_A

M_A_DQ

M_A_A

M_A_A

M_A_DQ

M_A_DQ

M_CS#

M_A_A

M_A_A

M_A_DQS#

M_CS#

M_A_DQ

M_A_DM

M_A_A

M_A_DQ

M_A_DQ

M_A_DQ

M_A_WE#

M_A_DQS

M_A_DQ

M_A_DQ

M_ODT

M_A_DQ

M_A_DQS#

M_A_DM

M_A_A

M_A_DQ

M_A_DQS#

M_A_DQS

M_A_DQ

M_A_DQS#

M_A_DQ

M_A_DQ

M_A_DQS#

M_A_CAS#

M_A_DQ

M_A_CAS#

M_A_A

M_A_DQ

M_A_A[14..0]

M_CKE

M_A_DQ23 M_A_BS

M_CS#

M_A_DQ

M_A_DQ

M_A_BS

M_A_A

M_A_DQ

M_A_WE#

M_A_DQ

M_CKE

M_A_DQ

M_A_DQ

M_A_DQ

M_A_DM

M_A_DQ

M_A_DQ

M_A_DQ

0.9VDDT_DDRII

M_A_A

M_A_A

M_A_DQ

M_A_A

M_A_DQ

M_A_DQ

M_A_RAS#

M_ODT

M_A_DQS

M_A_A

M_A_DQ

M_A_DQS#

M_A_DQ

M_A_DQS

M_A_BS

M_A_A

SO-DIMM0_VREF

(11) M_ODT

(11,13,14,17,44)1.8VDDS

(11) M_CKE

(11) M_ODT

(11)M_CLK_DDR#

(12)M_A_DQS#[7..0]

(17,18,21,29,31)SMB_DATA

(11)M_CLK_DDR

(12) M_A_BS

(12)M_A_CAS#

(11) M_CS#

(11) M_CKE

(12) M_A_BS

(11) M_CS#

(12)M_A_DQS[7..0]

(12)M_A_WE#

(12) M_A_BS

(12)M_A_A[14..0]

(12)M_A_RAS#

(11)PM_EXTTS#

(11)M_CLK_DDR (11)M_CLK_DDR#

(12)M_A_DM[7..0]

(17,18,21,29,31)SMB_CLK

(7,9,11,14,17,18,19,20,21,22,23,24,25,26,29,30,31,32,33,35,37,39,43,44,45)3VDDM

(17,44)0.9VDDT_DDRII

M_A_DQ[63..0] (12)

1.8VDDS
1.8VDDS
0.9VDDT_DDRII
3VDDM
1.8VDDS
1.8VDDS

C 0.1uF 16V 80-20% 0402 Y5V LR(NU)

C 0.1uF 16V 80-20% 0402 Y5V LR

C

2.2uF 10V

(^) ± (^) 10% SMT0603 X5R C1608X5R1A225KT TDK LR

C 0.1uF 16V 80-20% 0402 Y5V LR

C 0.1uF 16V 80-20% 0402 Y5V LR(NU)

C 0.1uF 16V 80-20% 0402 Y5V LR

C170 0.1uF 16V 80-20%

0402 Y5V LR

C 0.1uF 16V 80-20% 0402 Y5V LR

RP

56 Ω 5% SMT1010 1/16W 4P2R LR

1 2

4 3

C

0.1uF 16V 80-20%

0402 Y5V LR

C 0.1uF 16V 80-20% 0402 Y5V LR

C

2.2uF 10V

(^) ± (^) 10% SMT0603 X5R C1608X5R1A225KT TDK LR

RP

56 Ω 5% SMT2010 1/16W 8P4R 0.5mm LR

1 8 2 7 3 6 4 5

R141 1KΩ 1% 1/16W SMT0402 LR

T3 1

C 0.1uF 16V 80-20% 0402 Y5V LR(NU)

C 0.1uF 16V 80-20% 0402 Y5V LR(NU)

C 0.1uF 16V 80-20% 0402 Y5V LR

RP

56 Ω 5% SMT2010 1/16W 8P4R 0.5mm LR

1 8 2 7 3 6 4 5

C

2.2uF 10V

(^) ± (^) 10% SMT0603 X5R C1608X5R1A225KT TDK LR

C

2.2uF 10V

(^) ± (^) 10% SMT0603 X5R C1608X5R1A225KT TDK LR

RP

56 Ω 5% SMT2010 1/16W 8P4R 0.5mm LR

1 8 2 7 3 6 4 5

C

1000pF 50V 10% SMT0603 X7R LR

C

MO-CAP 5pF 50V ± 0.5pF SMT0402 NPO LR(NU)

RP 10KΩ 5% SMT1010 1/16W 4P2R LR 12

43

C 0.1uF 16V 80-20% 0402 Y5V LR(NU)

C MO-CAP 5pF 50V

(^) ± (^) 0.5pF SMT0402 NPO LR(NU)

C 0.1uF 16V 80-20% 0402 Y5V LR

RP

56 Ω 5% SMT2010 1/16W 8P4R 0.5mm LR

1 8 2 7 3 6 4 5

C 0.1uF 16V 80-20% 0402 Y5V LR(NU)

C

0.1uF 16V 80-20%

0402 Y5V LR

R 56 Ω 5% 1/16W SMT0402 LR

C

1000pF 50V 10% SMT0603 X7R LR

C

MO-CAP 5pF 50V ± 0.5pF SMT0402 NPO LR(NU)

STD TYPE

CN

CON CONCRAFT 0701A1BA92E SMD DDRII 200PIN P=0.6 H=9.2 STD LR

5 7 17 19 4 6 14 16 23 25 35 37 20 22 36 38 43 45 55 57 44 46 56 58 61 63 73 75 62 64 74 76 123 125 135 137 124 126 134 136 141 143 151 153 140 142 152 154 157 159 173 175 158 160 174 176 179 181 189 191 180 182 192 194

102 101 100 99 98 97 94 92 93 91 105 90 89 116

107

106

85

30 32 164 166 79 80 113 108 109

110 115

198 200 197 195

10 26 52 67 130 147 170 185 13 31 51 70 131 148 169 188

112 111 117 96 95 118 81 82 87 103 88 104

199

1

47 133 183 77 12 48 184 78 71 72 121 122 196 193 8 18 24 41 53 42 54 59 65 60 66 127 139 128 145 165 171 172 177

83 120 50 69 163

187 178 190 9 21 33 155 34

132 144 156 168 2 3 15 27 39 149 161 28 40 138 150 162

86 84

114 119

11 29 49 68 129 146 167 186

203 204

DQ DQ DQ DQ DQ DQ DQ DQ DQ DQ DQ DQ DQ DQ DQ DQ DQ DQ DQ DQ DQ DQ DQ DQ DQ DQ DQ DQ DQ DQ DQ DQ DQ DQ DQ DQ DQ DQ DQ DQ DQ DQ DQ DQ DQ DQ DQ DQ DQ DQ DQ DQ DQ DQ DQ DQ DQ DQ DQ DQ DQ DQ DQ DQ

A
A

A A A A A A A A A10/AP A A A

BA

BA

A16_BA

CK CK0# CK CK1# CKE CKE CAS# RAS# WE#

S0# S1#

SA SA SCL SDA

DM DM DM DM DM DM DM DM DQS DQS DQS DQS DQS DQS DQS DQS

VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD

VDDSPD

VREF

VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS

NC NC NC NC NCTEST

VSS VSS VSS VSS VSS VSS VSS VSS

VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS

A A

ODT ODT

DQS0# DQS1# DQS2# DQS3# DQS4# DQS5# DQS6# DQS7#

GND GND

C

2.2uF 10V

(^) ± (^) 10% SMT0603 X5R C1608X5R1A225KT TDK LR

C

0.1uF 16V 80-20%

0402 Y5V LR

C 0.1uF 16V 80-20% 0402 Y5V LR

RP

56 Ω 5% SMT2010 1/16W 8P4R 0.5mm LR

1 8 2 7 3 6 4 5

C

0.1uF 16V 80-20% 0402 Y5V LR

C 0.1uF 16V 80-20% 0402 Y5V LR(NU)

RP

56 Ω 5% SMT2010 1/16W 8P4R 0.5mm LR

1 8 2 7 3 6 4 5

R151 1KΩ 1% 1/16W SMT0402 LR

C

T100uF 2V

(^) ± (^) 20% ESR=18m

Ω SMT7343 EEFCD0D101ER PANASONIC LR(NU)

5 4 3 2 1

D D

C C

BB
AA
Other signal
Other signal

SO-DIMM

20mil
M_VREF
20mil
20mil

Confidential

Connector to D RAM

thermal sens or

20mil

Place these 2.2uF caps near
So-Dimm
Place these 0.1uF caps near
So-Dimm0 pin79~pin
area
Place one cap close to every 2 pul lup resistors
terminated to 0.9VDDT_DDRII

40 mils

160mil

Close To SO-DIMM1 CON and Pin 1
RF
RF
RF
DDR2 SDRAM SO-DIMM1 0.

5FL.,NO.300,Yang Guang St.,NeiHu 114 TAIPEI, TAIWAN ,ROC (886-2)8751-

C

Friday, September 04, 200 9 17 47

Penryn+Candiga GL40+ICH9M(VME40)

Title

Size Document Number Rev

Date: Sheet of

First International Computer, Inc.

M_B_A[14..0] M_B_DQ[63..0]

M_B_DQS[7..0]

M_B_DQS#[7..0]

M_B_WE#

M_B_DQ
M_B_DQ

M_B_DQ

M_B_DQ

M_B_DQ

M_B_DQ

M_B_DQ

M_B_DQ

M_B_DQS#

M_B_DQS

M_B_DQ

M_B_DQ

M_B_DQ

M_B_DM

M_B_DM

M_B_DQ

M_B_DQ

M_B_DQ

M_B_RAS#

M_B_DQ

M_B_DQ

M_B_DQ

M_B_DQ

M_B_DQ

M_B_DQS

M_B_DQS#

M_B_DQS

M_B_DM

M_B_DM

M_CKE

M_B_DQ

M_B_DQ

M_B_DQ

M_B_DQ

M_B_DQ

M_B_DQ

M_B_DQS#

M_B_DQS#

M_B_DQ

M_B_DQ

M_B_DQ

M_B_DQ

M_B_DQ

M_B_DQ

M_B_DQS#

M_B_DQS

M_B_DQS

M_B_DM

M_CS#

M_B_DQ

M_B_DQ

M_B_DQ

M_B_DQ

M_B_DQ

M_ODT

M_B_DM

M_B_BS

M_B_DQ

M_B_DQ

M_B_DQ

M_B_DQ

M_B_DQ

M_B_DQS#

M_B_DQ

M_B_DQ

M_B_DQ

M_B_DM[7..0]

M_B_DQS

M_CKE

M_B_DQ

M_ODT

M_B_DQS

M_B_DM

M_B_DQ

M_B_DQ

M_B_DQ

M_B_DQ

M_B_DQ

M_B_DQ

M_B_DQ

M_B_DQ

M_CS#

M_B_DQ

M_B_DQ

M_B_DQ

M_B_DQ

M_B_DQ

M_B_DQ

M_B_DQS#

M_B_DQ

M_B_DQ

M_B_DQS#

M_B_DQS

M_B_DM

M_B_CAS#

M_B_DQ

M_B_DQ

M_B_DQ

M_B_DQ

M_B_A

M_B_A

M_B_A M_B_A

M_B_A

M_B_A

M_B_A

M_B_A

M_B_A

M_B_A

M_B_A

M_B_A

M_B_A

M_B_A

M_B_A

M_B_BS

M_B_BS

SO-DIMM1_VREF

3VDDM

0.9VDDT_DDRII

1.8VDDS

M_B_A

M_ODT M_B_CAS#

M_B_BS

M_B_A

M_B_A

M_B_A

M_B_A

M_CKE

M_B_A

M_CS# M_B_RAS#

M_B_A

M_B_BS

M_B_A

M_B_A

M_B_A

M_B_A

M_B_A

M_CKE

M_B_A

M_CS#

M_B_WE#

M_B_A

M_B_A

M_ODT

M_B_BS

SO-DIMM1_VREF

(12)M_B_A[14..0] M_B_DQ[63..0] (12)

(11) M_CKE (12)M_B_CAS#

(12) M_B_WE#

(11) M_CKE

(12)M_B_RAS#

(16,18,21,29,31)SMB_DATA

(11) M_ODT

(11) M_ODT

(12)M_B_DM[7..0] (12)M_B_DQS[7..0]

(12)M_B_DQS#[7..0]

(16,18,21,29,31)SMB_CLK

(12) M_B_BS

(11) M_CS#

(11) M_CS#

(11)M_CLK_DDR#

(11)M_CLK_DDR (11)M_CLK_DDR# (11)M_CLK_DDR

(12) M_B_BS

(12) M_B_BS

(11)PM_EXTTS#

(11,13,14,16,44)1.8VDDS

(7,9,11,14,16,18,19,20,21,22,23,24,25,26,29,30,31,32,33,35,37,39,43,44,45)3VDDM

(16,44)0.9VDDT_DDRII

1.8VDDS
3VDDM
3VDDM
1.8VDDS
1.8VDDS
0.9VDDT_DDRII
1.8VDDS

C

1000pF 50V 10% SMT0603 X7R LR

C 0.1uF 16V 80-20% 0402 Y5V LR(NU)

C 0.1uF 16V 80-20% 0402 Y5V LR(NU)

C

0.1uF 16V 80-20%

0402 Y5V LR

RP

56 Ω 5% SMT2010 1/16W 8P4R 0.5mm LR

1 8 2 7 3 6 4 5

C 0.1uF 16V 80-20% 0402 Y5V LR(NU)

C 0.1uF 16V 80-20% 0402 Y5V LR(NU)

C

2.2uF 10V

(^) ± (^) 10% SMT0603 X5R C1608X5R1A225KT TDK LR

RP

56 Ω 5% SMT2010 1/16W 8P4R 0.5mm LR

1 8 2 7 3 6 4 5

RP

56 Ω 5% SMT2010 1/16W 8P4R 0.5mm LR

1 8 2 7 3 6 4 5

C 0.1uF 16V 80-20% 0402 Y5V LR

R 56 Ω 5% 1/16W SMT0402 LR

C

2.2uF 10V

(^) ± (^) 10% SMT0603 X5R C1608X5R1A225KT TDK LR

RP

56 Ω 5% SMT2010 1/16W 8P4R 0.5mm LR

1 8 2 7 3 6 4 5

RP

56 Ω 5% SMT2010 1/16W 8P4R 0.5mm LR

1 8 2 7 3 6 4 5

C

MO-CAP 5pF 50V ± 0.5pF SMT0402 NPO LR(NU)

C

T100uF 2V

(^) ± (^) 20% ESR=18m

Ω SMT7343 EEFCD0D101ER PANASONIC LR(NU)

C 0.1uF 16V 80-20% 0402 Y5V LR

C MO-CAP 5pF 50V

(^) ± (^) 0.5pF SMT0402 NPO LR(NU)

RP

56 Ω 5% SMT1010 1/16W 4P2R LR

1 2

4 3

R

1KΩ 1% 1/16W SMT0402 LR

C 0.1uF 16V 80-20% 0402 Y5V LR

C

0.1uF 16V 80-20%

0402 Y5V LR

STD TYPE

CN

CON CONCRAFT 0701A1BA52E SMD DDRII 200PIN P=0.6 H=5.2 STD LR

5 7 17 19 4 6 14 16 23 25 35 37 20 22 36 38 43 45 55 57 44 46 56 58 61 63 73 75 62 64 74 76 123 125 135 137 124 126 134 136 141 143 151 153 140 142 152 154 157 159 173 175 158 160 174 176 179 181 189 191 180 182 192 194

102 101 100 99 98 97 94 92 93 91 105 90 89 116

107

106

85

30 32 164 166 79 80 113 108 109

110 115

198 200 197 195

10 26 52 67 130 147 170 185 13 31 51 70 131 148 169 188

112 111 117 96 95 118 81 82 87 103 88 104

199

1

47 133 183 77 12 48 184 78 71 72 121 122 196 193 8 18 24 41 53 42 54 59 65 60 66 127 139 128 145 165 171 172 177

83 120 50 69 163

187 178 190 9 21 33 155 34

132 144 156 168 2 3 15 27 39 149 161 28 40 138 150 162

86 84

114 119

11 29 49 68 129 146 167 186

203 204

DQ DQ DQ DQ DQ DQ DQ DQ DQ DQ DQ DQ DQ DQ DQ DQ DQ DQ DQ DQ DQ DQ DQ DQ DQ DQ DQ DQ DQ DQ DQ DQ DQ DQ DQ DQ DQ DQ DQ DQ DQ DQ DQ DQ DQ DQ DQ DQ DQ DQ DQ DQ DQ DQ DQ DQ DQ DQ DQ DQ DQ DQ DQ DQ

A A A A A A A A A A A10/AP A A A

BA

BA

A16_BA

CK CK0# CK CK1# CKE CKE CAS# RAS# WE#

S0# S1#

SA SA SCL SDA

DM DM DM DM DM DM DM DM DQS DQS DQS DQS DQS DQS DQS DQS

VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD

VDDSPD

VREF

VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS

NC NC NC NC NCTEST

VSS VSS VSS VSS VSS VSS VSS VSS

VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS

A A

ODT ODT

DQS0# DQS1# DQS2# DQS3# DQS4# DQS5# DQS6# DQS7#

GND GND

RP

56 Ω 5% SMT2010 1/16W 8P4R 0.5mm LR

1 8 2 7 3 6 4 5

C

2.2uF 10V

(^) ± (^) 10% SMT0603 X5R C1608X5R1A225KT TDK LR

T2 1

C

2.2uF 10V

(^) ± (^) 10% SMT0603 X5R C1608X5R1A225KT TDK LR

C MO-CAP 5pF 50V

(^) ± (^) 0.5pF SMT0402 NPO LR(NU)

RP 10KΩ 5% SMT1010 1/16W 4P2R LR

12

43

C 0.1uF 16V 80-20% 0402 Y5V LR

C

0.1uF 16V 80-20%

0402 Y5V LR

C 0.1uF 16V 80-20% 0402 Y5V LR(NU)

C 0.1uF 16V 80-20% 0402 Y5V LR

C 0.1uF 16V 80-20% 0402 Y5V LR

C 0.1uF 16V 80-20% 0402 Y5V LR

C 0.1uF 16V 80-20% 0402 Y5V LR

C 0.1uF 16V 80-20% 0402 Y5V LR(NU)

C

1000pF 50V 10% SMT0603 X7R LR

C

2.2uF 10V

(^) ± (^) 10% SMT0603 X5R C1608X5R1A225KT TDK LR

R113 1KΩ 1% 1/16W SMT0402 LR

C 0.1uF 16V 80-20% 0402 Y5V LR(NU)

C

0.1uF 16V 80-20% 0402 Y5V LR

C 0.1uF 16V 80-20% 0402 Y5V LR

H H
G G
F F
E E
D D
C C
B B
AA

Buffer to reduce loading on PLT_RST#

Place within 500mils of ICH

PCI Pull up

PCIE AC coupling caps need to be within 250mils of the driver

M/B IO PORT

5/5 mils spacing on microstrip

Place within 500mils of ICH

High = Default
A16 swap override Strap
Low = A16 swap override enabled
PCI_GNT#
PCI_GNT#
Boot BIOS Strap
SPI_CS#1 Boot BIOS Location
SPI
PCI
LPC( Default)

Confidential

CARD READER
E-SATA
CCD
MINI CARD (WIRELESS)
UMTS
MINI CARD (Robson)
MINI CARD (WIRELESS)
LAN
SB/LAN/CD-ROM/EXPRESS CARD/Mini Card
PCMCIA
PCMCIA
Express Card
BT
Express Card
ICH9M PCI/PCIE/DMI (1/4) 0.

5FL.,NO.300,Yang Guang St.,NeiHu 114 TAIPEI, TAIWAN ,ROC (886-2)8751-

C

Friday, September 04, 200 9 19 47

Penryn+Candiga GL40+ICH9M(VME40)

Title

Size Document Number Rev

Date: Sheet of

First International Computer, Inc.

PCI_IRQA# PCI_IRQB# PCI_IRQC# PCI_IRQD#

PCI_IRQG#

PCI_IRQE#

PCI_IRQH#

PLT_RST#

PLT_RST#

PCI_IRDY#

PCI_DEVSEL# PCI_PERR#

PCI_STOP#

PCI_SERR#

PCI_FRAME#

PCI_TRDY#

PCI_REQ#

PCI_REQ#

PCI_REQ#

PCI_GNT# PCI_GNT#

PCI_GNT#

PCI_GNT#

OC7#

OC6#

OC8# OC9#

PCI_REQ#

PCI_LOCK#

PCI_Q_PME#

PCI_IRQF#

PCI_GNT#

SB_PCIE_TXP

SB_PCIE_TXN

3VDDA

1.5VDDM

3VDDM

PCI_GNT#

OC3#

OC2#

OC1#

OC0#

OC4# OC5#

OC6#

OC8#

OC2#

OC1#

OC4#

OC9#

OC5#

OC7#

OC0#

PCI_PERR# PCI_IRQB# PCI_IRQE# PCI_REQ#

PCI_STOP# PCI_IRQC# PCI_LOCK# PCI_IRDY#

PCI_DEVSEL# PCI_REQ# PCI_TRDY# PCI_IRQD#

PCI_IRQG# PCI_IRQH# PCI_SERR# PCI_IRQF#

PCI_REQ# PCI_IRQA# PCI_REQ# PCI_FRAME#

OC10# OC11#

USB_RBIAS_PN

SPI_SI

OC11#

OC10#

OC3#

PCI_Q_PME#

(7,9,11,14,16,17,18,20,21,22,23,24,25,26,29,30,31,32,33,35,37,39,43,44,45)3VDDM

(8,13,14,20,22,29,31,44)1.5VDDM

(9,18,20,21,22,23,24,28,29,30,31,33,37,41,43,44)3VDDA

(23) SPI_CLK (23) SPI_CS#

(23) SPI_SI (23) SPI_SO

PCI_IRDY# PCI_PAR

PCI_DEVSEL# PCI_PERR#

PCI_SERR# PCI_STOP# PCI_TRDY# PCI_FRAME#

USB_PN1 (28)

USB_PN5 (28)

USB_PN0 (31)

USB_PP1 (28)

USB_PP0 (31)

USB_PP5 (28)

USB_PN3 (30)

USB_PN7 (29) USB_PP7 (29)

USB_PN2 (28) USB_PP2 (28)

USB_PP3 (30)

PCI_C/BE# PCI_C/BE#

PCI_C/BE# PCI_C/BE#

PCI_LOCK#

USB_PN4 (29) USB_PP4 (29)

USB_PP6 (31)

USB_PN6 (31)

USB_PP8 (28)

USB_PN8 (28)

USB_PP9 (32)

USB_PN9 (32)

PCI_REQ#

DMI_RXN0 (11) DMI_RXP0 (11)

DMI_RXN1 (11) DMI_RXP1 (11)

PCI_REQ#

CLK_PCIE_ICH# (18)

DMI_RXP3 (11)

DMI_RXN2 (11)

CLK_PCIE_ICH (18)

DMI_RXP2 (11)

DMI_RXN3 (11)

CLK_PCIF_ICH (18)

(29)PCIE_RXN (29)PCIE_RXP

(29)PCIE_RXP

(29)PCIE_RXN

PCI_Q_PME#

(31)SB_PCIE_RXP

(31)SB_PCIE_RXN

(33)GLAN_RXP

(33)GLAN_RXN

PLT_RST# (11)

BUF_PLT_RST# (21,29,31,33)

PCI_RST# (37)

PCI_GNT#

PCI_GNT#

DMI_TXN0 (11) DMI_TXP0 (11)

DMI_TXN1 (11) DMI_TXP1 (11)

DMI_TXP3 (11)

DMI_TXP2 (11)

DMI_TXN2 (11)

DMI_TXN3 (11)

(31)PCIE_TXP

(31)PCIE_TXN

(29)PCIE_TXP

(29)PCIE_TXN

(29)PCIE_TXP

(29)PCIE_TXN

(33)GLAN_TXP

(33)GLAN_TXN

USB_PN10 (31) USB_PP10 (31)

1.5VDDM
3VDDM
3VDDM
3VDDA
3VDDM
3VDDM

C363 0.1uF 10V 10% 0402X5R LR

R

10KΩ 5% 1/16W SMT0402 LR(NU)

R395 1KΩ 5% 1/16W SMT0402 LR(NU)

RP

10KΩ 5% SMT1010 1/16W 4P2R LR

1 2

4 3

10KΩ 5% SMT2010 1/16W 8P4R LR RP59 8 7 6 4 5

3

2

1

R RES 24.9Ω 1% 1/16W SMT0402 LR

R 100KΩ 5% 1/16W SMT0402 LR

R RES 22.6Ω 1% 1/16W SMT0402 LR

RP 10KΩ 5% SMT2010 1/16W 8P4R LR

8 7 6 4 5

3

2

1

RP 8.2KΩ 5% SMT2010 1/16W 8P4R LR

1 8 2 7 3 6 4 5

C373 0.1uF 10V 10% 0402X5R LR

R

RES 20KΩ 5% 1/16W SMT0402 LR(NU)

R396 1KΩ 5% 1/16W SMT0402 LR

C374 0.1uF 10V 10% 0402X5R LR

R RES 8.2KΩ 5% 1/16W SMT0402 LR(NU)

RP 8.2KΩ 5% SMT2010 1/16W 8P4R LR

1 8 2 7 3 6 4 5

C360 0.1uF 10V 10% 0402X5R LR

C362 0.1uF 10V 10% 0402X5R LR

C 0.1uF 10V 10% 0402X5R LR

PCI

Interrupt I/ F

U25B

ICH9M REV 1.

D C D E E C E

B
B

C C G F F E

A
AD

F D D

BF

C F F C G H D G H G H

F G B

AF

F E F D B D A

D E R C E C J A F D

C D R

J E J C4 G

F

K

H

AD AD AD AD AD AD AD AD AD AD AD AD AD AD AD AD AD AD AD AD AD AD AD AD AD AD AD AD AD AD AD AD

REQ0# GNT0# REQ1#/GPIO GNT1#/GPIO REQ2#/GPIO GNT2#/GPIO REQ3#/GPIO GNT3#/GPIO

C/BE0# C/BE1# C/BE2# C/BE3#

IRDY# PAR PCIRST# DEVSEL# PERR# PLOCK# SERR# STOP# TRDY# FRAME# PLTRST# PCICLK PME#

PIRQA# PIRQB# PIRQC# PIRQD# PIRQH#/GPIO

PIRQG#/GPIO

PIRQF#/GPIO

PIRQE#/GPIO

C361 0.1uF 10V 10% 0402X5R LR

RP 8.2KΩ 5% SMT2010 1/16W 8P4R LR

1 8 2 7 3 6 4 5

U

DL-IC NC7S08P5X_NL SC70 5PIN FAIRCHILD LR

1

2

5

3

4

R551 15 Ω 1% 1/16W SMT0402 LR

PCI-Express

Direct

Media

Interface

USB

SPI

U25D

ICH9M REV 1.

N N P P

L L M M

J J K K G G H H

E E F F

C C D D

V

V U U

Y

Y

W

W

AB

AB AA AA AD AD

AC

AC

T

T

AF AF

N N N P M N M M

AC AC AD AD AC AC AA AA AB AB AA AA W W Y Y

AG

AG

D D F

D E

N N

W

W

V V U

U

U

U

P P

PERN PERP PETN PETP

PERN PERP PETN PETP

PERN PERP PETN PETP

PERN PERP PETN PETP PERN PERP PETN PETP

PERN6/GLAN_RXN PERP6/GLAN_RXP PETN6/GLAN_TXN PETP6/GLAN_TXP

DMI0RXN DMI0RXP DMI0TXN DMI0TXP

DMI1RXN DMI1RXP DMI1TXN DMI1TXP

DMI2RXN DMI2RXP DMI2TXN DMI2TXP

DMI3RXN DMI3RXP DMI3TXN DMI3TXP DMI_CLKN DMI_CLKP

DMI_ZCOMP DMI_IRCOMP

OC0#/GPIO OC1#/GPIO OC2#/GPIO OC3#/GPIO OC4#/GPIO OC5#/GPIO OC6#/GPIO OC7#/GPIO

USBP0N USBP0P USBP1N USBP1P USBP2N USBP2P USBP3N USBP3P USBP4N USBP4P USBP5N USBP5P USBP6N USBP6P USBP7N USBP7P

USBRBIAS#

USBRBIAS

SPI_CLK SPI_CS0# SPI_CS1#/GPIO58/CLGPIO

SPI_MOSI SPI_MISO

OC8#/GPIO OC9#/GPIO

USBP8P

USBP8N

USBP9N USBP9P USBP10N

USBP11N

USBP10P

USBP11P

OC10#/GPIO OC11#/GPIO

C

0.1uF 16V 80-20% 0402 Y5VLR

RP 8.2KΩ 5% SMT2010 1/16W 8P4R LR

1 8 2 7 3 6 4 5

RP 8.2KΩ 5% SMT2010 1/16W 8P4R LR

1 8 2 7 3 6 4 5

RP

RP 15Ω 5% SMT1010 4P2R 1/16W LR

1 2

4 3

C

10KΩ 5% SMT1010 1/16W 4P2R LR RP60 1 2

4 3

8 7 6 5 4 3 2 1

D D

C C

BB
AA

20mil

RTC Circuit

20mil

INTVRMEN

Placed within 500mils of

ICH8M ball

  1. The ICH8M requires a length less than 1 inch on each branch ( from crystal's terminal to RTCXn ball)
  2. Ground guard plane is highly recom mended
  3. Trace signal coupling must limited as much as possible by avoiding the routing of adjacent PCI signals close to RTCX1 and R TCX
  4. On FR-4, a 5-mils trace has approximately 2pF per inch
  5. Routing the RTC circuit should be kept simple to simplify the trace length measurement and increase accuracy on calculating trace capacitances
  6. It is recommended that this larger capacitor and small resistor value in order to reduce the likelihood of glitching of RTCRST#
  7. RC delay time should be in the range of 18~25ms
6 mils

ICH8-M internal VR enable

strap

Enable Disable
1(Default) 0

Low = Internal VR Disabled

High = Internal VR Enabled (Default)

ICH8-M LAN100 SLP Strap

Internal VR for VccLAN1_05 and VccCL1_05)

LAN100_SLP

5mils

Confidential

TPM/MINI CARD/PMX

20mil

Needs to be placed within 2" of ICH7m

For D.C 56
For Q.C 50
For D.C 56
For Q.C 50
ICH9M CPU/IDE/SATA (2/4) 0.

5FL.,NO.300,Yang Guang St.,NeiHu 114 TAIPEI, TAIWAN ,ROC (886-2)8751-

C

Friday, September 04, 200 9 20 47

Penryn+Candiga GL40+ICH9M(VME40)

Title

Size Document Number Rev

Date: Sheet of

First International Computer, Inc.

H_A20GATE

H_RCIN#

SM_INTRUDER#

RTC_RST#

ICH_INTVRMEN

ICH_INTVRMEN

LAN100_SLP

LAN100_SLP

3VDDA_RTC

1.05VDDM

PMU3V

1.5VDDM

GPIO

TP

3VDDM

SATA_RBIAS_PN

3VDDA

3VDDA_LAN

CARD_RST#

RTC_X RTC_X LPC_AD0 (29,37) LPC_AD1 (29,37) LPC_AD2 (29,37) LPC_AD3 (29,37)

(8,13,14,19,22,29,31,44)1.5VDDM

(7,8,10,11,13,14,18,22,44)1.05VDDM

(26,37,41,43)PMU3V

(22)3VDDA_RTC

(7,9,11,14,16,17,18,19,21,22,23,24,25,26,29,30,31,32,33,35,37,39,43,44,45)3VDDM

CMOS_CLEAR# (26)

H_A20GATE (37)

H_FERR# (7)

H_RCIN# (37)

PM_THRMTRIP # (7,11)

CLK_PCIE_SATA (18)

(27)SATA_RXP

(27)SATA_RXN

CLK_PCIE_SATA# (18)

(27)SATA_RXP

(27)SATA_RXN

LPC_FRAME# (29,37)

H_A20M# (7)

H_DPRSTP# (7,11,45) H_DPSLP# (7)

H_PWRGD (7)

H_IGNNE# (7)

H_INIT#_R

H_INTR (7)

H_SMI# (7)

H_NMI (7)

H_STPCLK# (7)

(26)SATA_LED#

H_INIT# (7)

(27)SATA_TXP

(27)SATA_TXN

(27)SATA_TXN (27)SATA_TXP

(9,18,19,21,22,23,24,28,29,30,31,33,37,41,43,44)3VDDA

(22,33)3VDDA_LAN

(35)BIT_CLK_CODEC

(28)BIT_CLK_MDC

(35)HDA_SDATAIN (28)MDC_SDATAIN

(28)MDC_SYNC (35)HDA_SYNC

(35)HDA_RST#

(28)MDC_RST#

(28)MDC_SDATAOUT (35)HDA_SDATAOUT

RTC_X RTC_X

CARD_RST# SATA_RXN5 (28) SATA_RXP5 (28) SATA_TXN5 (28) SATA_TXP5 (28)

1.05VDDM
1.05VDDM
1.5VDDM
PMU3V
3VDDA_RTC
3VDDA_RTC
3VDDM
3VDDA_RTC
3VDDM
3VDDA
R

20KΩ 1% 1/16W SMT0402 LR

C424 0.01uF 16V 10%SMT0603 X7R LR

10KΩ 5% 1/16W SMT0402 LR R

C MO-CAP 1uF 10V 80-20% SMT0603 Y5V H=0.90mm(MAX) CL10F105ZP8NNNC SAMSUNG LR

R556 54.9Ω 1% 1/16W SMT0402 LR Sn

RP

RP 33Ω 5% SMT1010 1/16W 4P2R LR 1 2

4 3

R

10MΩ 1% 1/10W SMT0603 LR

R295 56 Ω 5% 1/16W SMT0402 LR

R 56 Ω 5% 1/16W SMT0402 LR

R 10KΩ 5% 1/16W SMT0402 LR

R559 SHW 0 5% 1/16W 0 402

C

MO-CAP 1uF 10V 80-20% SMT0603 Y5V SAMSUNG LR

RP

RP 33Ω 5% SMT1010 1/16W 4P2R LR

1 2

4 3

R615 RES 33Ω 5% 1/16W SMT0402 LR

C441 0.01uF 16V 10%SMT0603 X7R LR

R

100 Ω 5% 1/16W SMT0402 LR

R614 0 Ω 5% 1/10W SMT0603 LR

C444 0.01uF 16V 10%SMT0603 X7R LR

C 0.1uF 16V 80-20% 0402 Y5VLR

R357 10KΩ 5% 1/16W SMT0402 LR

C406 0.01uF 16V 10%SMT0603 X7R LR

1 T

RP RP 33Ω 5% SMT1010 1/16W 4P2R LR

1 2

4 3

R 0 Ω 5% 1/16W SMT0402 LR(NU)

C413 0.01uF 16V 10%SMT0603 X7R LR

C381 12pF 50V 5% SMT0402 NPO LR

Y3 GND FREQ XTL 32.768KHz 12.5pF± 10ppm DT-26 KDS LR 1

2 3

RTC

LAN

GLAN

IHDA

SATA

LPC

CPU

U25A

ICH9M REV 1.

C C

BC
E

C

F
G

D

D D E

AF
AH
AH
AE
AE

AF

AG

AH

AG

AG

AJ
AJ

AH AF AG

AH AJ AG AF

AH AJ

AJ AH

K

K

L

K

J

J

K

N

AJ

AJ AE

AJ

AD

AF AE AG L

AF

AF

AH

AG

AB

B

B

AE

AG

AH

AF

AJ

AG

AG AE

A

AH AJ AE AF

F

RTCX RTCX

INTVRMEN

INTRUDER#

GLAN_CLK

LAN_RSTSYNC

LAN_RXD LAN_RXD LAN_RXD

LAN_TXD LAN_TXD LAN_TXD

HDA_BIT_CLK HDA_SYNC

HDA_RST#

HDA_SDIN HDA_SDIN HDA_SDIN

HDA_SDOUT

SATALED#

SATA0RXN SATA0RXP SATA0TXN SATA0TXP

SATA1RXN SATA1RXP SATA1TXN SATA1TXP

SATA_CLKN SATA_CLKP

SATARBIAS# SATARBIAS

FWH0/LAD FWH1/LAD FWH2/LAD FWH3/LAD

LDRQ0# LDRQ1#/GPIO

FWH4/LFRAME#

A20GATE A20M#

DPRSTP# DPSLP# FERR#

CPUPWRGD

IGNNE#

INIT# INTR RCIN#

SMI#

NMI

STPCLK#

THRMTRIP#

RTCRST#

GLAN_DOCK#/GPIO

GLAN_COMPO

GLAN_COMPI

HDA_SDIN

SATA4TXN

SATA4RXN

SATA4TXP

SATA4RXP

TP

HDA_DOCK_EN#/GPIO HDA_DOCK_RST#/GPIO

LAN100_SLP

SATA5RXN SATA5RXP SATA5TXN SATA5TXP

SRTCRST#

R 56 Ω 5% 1/16W SMT0402 LR

C442 0.01uF 16V 10%SMT0603 X7R LR

C416 0.01uF 16V 10%SMT0603 X7R LR

R 20KΩ 1% 1/16W SMT0402 LR

R 332K 1% 1/16W 0603 LR

CN SCKT LOTES BAT HOLDER 2PIN H=4.7mm SMT KB7410AP2L LR

R 1KΩ 5% 1/16W SMT0402 LR

R297 RES 24.9Ω 1% 1/16W SMT0402 LR

C419 0.01uF 16V 10%SMT0603 X7R LR

R 332K 1% 1/16W 0603 LR

C

MO-CAP 1uF 10V 80-20% SMT0603 Y5V SAMSUNG LR

R 0 Ω 5% 1/16W SMT0402 LR(NU)

C407 0.01uF 16V 10%SMT0603 X7R LR

C443 0.01uF 16V 10%SMT0603 X7R LR

R RES 24.9Ω 1% 1/16W SMT0402 LR

C380 12pF 50V 5% SMT0402 NPO LR

D DIODE STKY BAS40C 40V 200mA SOT-233PIN PSI LR

PPP

N

R 1MΩ 5% 1/16W SMT0402 LR

C414 0.01uF 16V 10%SMT0603 X7R LR

C408 0.01uF 16V 10%SMT0603 X7R LR