ECE331 Course Announcement and Instruction Execution - Prof. Andrew Mason, Study notes of Electrical and Electronics Engineering

Important announcements and information for students in the ece331 course, including homework and lab deadlines, exam schedule, and a brief outline of the course content. The outline covers uc architecture, instruction execution, and the instruction set. Topics include computer bus, mc68hc812a4 and mc9s12dp256b block diagrams, memory space, a simplified alu, and assembly language.

Typology: Study notes

Pre 2010

Uploaded on 07/28/2009

koofers-user-cx7rdkmswv
koofers-user-cx7rdkmswv 🇺🇸

4.5

(2)

10 documents

1 / 15

Toggle sidebar

This page cannot be seen from the preview

Don't miss anything!

bg1
ECE331 Announcement
HW solution will be posted by Tuesday
Exam 1 is on Mon Feb 16, in about 10 days
Quiz 3 is Monday (Feb 9), last quiz before exam 1
HW4 is due next Friday, last HW before exam 1
Lab 3 is next week. Start early on the pre-lab; its
longer than previous prelabs but essential for the
lab
No lab, quiz, or homework on the week of the
exam (yay!)
pf3
pf4
pf5
pf8
pf9
pfa
pfd
pfe
pff

Partial preview of the text

Download ECE331 Course Announcement and Instruction Execution - Prof. Andrew Mason and more Study notes Electrical and Electronics Engineering in PDF only on Docsity!

ECE331 Announcement

  • HW solution will be posted by Tuesday
  • Exam 1 is on Mon Feb 16, in about 10 days
  • Quiz 3 is Monday (Feb 9), last quiz before exam 1
  • HW4 is due next Friday, last HW before exam 1
  • Lab 3 is next week. Start early on the pre-lab; it’s longer than previous prelabs but essential for the lab
  • No lab, quiz, or homework on the week of the exam (yay!)

Outline

  • uC Architecture
  • Instruction execution
  • Instruction set

Memory Space

  • Handout1 pp
    • Registers
    • RAM
    • EEPROM
    • Expanded memory
    • Vectors (Figure 5.9)
  • IO and peripherals

A Simplified ALU

  • 1-bit ALU circuit (^) IR (partial)

Logic function: A OR B Op-code in Bin:

0 0 0 0 1 0

00 0010B Op-code in Hex: 02H

Select inputs Select outputs

Nnemonics : eg. LORAB MESSAGE: An op-code is decoded to control a bunch of switches.

Instruction Set

  • Load, store, move, and transfer instructions
  • Arithmetic instructions
  • Boolean logic and bit Instructions
  • Data test instructions
  • Branch and jump Instructions
  • Function call Instructions

Load, Store, Move, and Transfer

Instructions

  • copy data from one location to another
  • Load instructions copy data from memory to a register
  • Store instructions copy data from a register to memory
  • Transfer instructions copy data from a register to another register
  • Move instructions copy data from one memory location to another
  • Exchange instructions are a special case of instruction where the contents of two registers exchange positions
  • Example: LDAA

Boolean Logic and Bit Inst.

  • In a microcontroller data is often treated as a set of bits rather than as an integer value. The bit oriented instructions allow manipulation of data as a set of bits and to manipulate individual bits within a byte.
  • To AND, OR, or Exclusive OR a memory location into accumulator A or B, CCR
  • Example: ANDA: bit-by-bit AND of A and a 8 bit value

Data Test Instructions

  • compares two values and is used along with the conditional branch instruction to implement control structures such as decision trees and loops
  • A test instruction compares a single value to zero
  • Instructions exist to compare any register (A, B, D, X, Y, or SP) with a value in memory, as well as compare register A to B. Instructions exist to test register A, B, or a byte in memory for being zero or negative.
  • Example: CMPA, compare A with a 8 bit value

Function Call Instructions

  • Initiate or terminate a subroutine or a service

routine

  • Example: JSR ; jump to a subroutine

RTI ; return from a service routine

Program Architecture

  • Initialization
  • Main
  • Interrupt Services
  • Subroutines
  • Fault traps