Clock generator and Driver, Study notes of Microprocessors

microprocessors

Typology: Study notes

2011/2012

Uploaded on 09/23/2012

ananya_kallankudlu
ananya_kallankudlu 🇮🇳

4

(1)

6 documents

1 / 13

Toggle sidebar

This page cannot be seen from the preview

Don't miss anything!

bg1
1
LIE JASA1
Supporting Chips
Supporting Chips
8284 CLOCK GENERATOR
8284 CLOCK GENERATOR
AND DRIVER
AND DRIVER
Kuliah Pertemuan IV
Sistem Berbasis
Mikroprosesor
Lie Jasa
LIE JASA2
T T T
1/2 T
SIGNAL CLOCK
SIGNAL CLOCK
BERUPA GELOMBANG KOTAK DENGAN PERIODE T YANG TERDIRI DARI ½ GELOMBANG +
DAN ½ GELOMBANG NEGATIF
++ +
---
pf3
pf4
pf5
pf8
pf9
pfa
pfd

Partial preview of the text

Download Clock generator and Driver and more Study notes Microprocessors in PDF only on Docsity!

1 LIE JASA

Supporting Chips Supporting Chips

8284 CLOCK GENERATOR8284 CLOCK GENERATOR

AND DRIVERAND DRIVER

Kuliah Pertemuan IV

Sistem Berbasis

Mikroprosesor

Lie Jasa

2 LIE JASA

T T T 1/2 T

SIGNAL CLOCKSIGNAL CLOCK

BERUPA GELOMBANG KOTAK DENGAN PERIODE T YANG TERDIRI DARI ½ GELOMBANG + DAN ½ GELOMBANG NEGATIF

    • (^) -

3 LIE JASA

SIGNAL CLOCKSIGNAL CLOCK

Misalkan Frekwensi kristal = 15 MHz

T = 1 / [ 15 x 10 6 ] detik

T = 1 / F detik

T = 0,06666 micro detik ½ T = 0,033333 micro detik

T 1/2 T

0,06666 mikro detik

0,03333 mikro detik

4 LIE JASA

1 X f

2 X f

4 X f

PerkalianPerkalian frekwensifrekwensi

7 LIE JASA

SIGNAL CLOCKSIGNAL CLOCK

8 LIE JASA

8284 CLOCK GENERATOR AND DRIVER 8284 CLOCK GENERATOR AND DRIVER

  • an 18-pin chip
  • specially designed to be used with 8088/

microprocessors,

  • It provides the clock and synchronization for the

microprocessor,

  • also provides the READY signal for the insertion

of wait states into the CPU bus cycle.

  • A description of each pin and how it is

connected in the IBM PC follows.

9 LIE JASA

Input pins Input pins

  • RES (reset in)
  • This is an input active-low signal to generate RESET.
  • In the IBM PC, it is connected to the power-good signal from the power supply.
  • When the power switch in the IBM PC is turned on, assuming that the power supply is good,
  • a low signal is provided to this pin
  • and the 8284 in turn will activate the RESET pin,
  • forcing the 8088/86 to reset; then the microprocessor takes over. This is called a cold boot.

10 LIE JASA

Input pins Input pins

X1 and X2 (crystal in)

  • XI and X2 are the pins to which a crystal is attached.
  • The crystal frequency must be 3 times the desired frequency for the microprocessor.
  • The maximum crystal for the 8284A is 24 MHz and 30 MHz for the 8284A-1.
  • The IBM PC is connected to a crystal of 14.31818 MHz. For some turbo compatibles, it is 24 MHz.

13 LIE JASA

Input pins Input pins

• CSYNC

(clock synchronization)

  • This active-high signal
  • is used to allow several 8284 chips to be connected together and synchronized.
  • The IBM PC only uses one 8284; therefore, this pin is connected to low.

14 LIE JASA

Input pins Input pins

  • RDY1 and AEN
  • RDY1 is active high and AEN (address enable) is active low.
  • They are used together to provide a ready signal to the microprocessor,
  • which will insert a WAIT state to the CPU read/write cycle.
  • In the IBM PC, RDY1 is connected to DMAWAIT and AEN1 is connected to RDY/WAIT.
  • They allow the wait state to be inserted either by the CPU or by DMA.

15 LIE JASA

Input pins Input pins

  • RDY2 and AEN
  • These function exactly like RDY and AEN1.
  • These extra RDY and AEN signals are provided to allow for a multiprocessing system.
  • It allows other general-purpose CPUs such as the 8088/86 to gain control over the buses.
  • In the IBM PC, RDY2 is connected to low, AEN2 is connected to high, which permanently disables this function since there is only one 8088/86 microprocessor in the system.
  • In cases of multiprocessor systems, these signals are used to coordinate access over the buses by different CPUs

16 LIE JASA

Input pins Input pins

• ASYNC

  • This is called ready synchronization select.
  • An active low is used for devices that are not able to adhere to the very strict RDY setup time requirement.
  • In the IBM PC this is connected to low, making the timing design of the system easier with slower logic gates.

19 LIE JASA

Output signals Output signals

  • CLK (clock)
  • This is an output clock frequency equal to one-third of the crystal oscillator, or EFI input frequency,
  • with a duty cycle of 33%. This is connected to the clock input of the 8088/86 and all other devices that must be synchronized with the CPU.
  • In the IBM PC it is connected to pin 19 of the 8088 microprocessor and other circuitry under the CLK88 label.
  • This frequency, 4.772776 MHz (14.31818 divided by 3), is the processor frequency on which all of the timing calculations of the memory and I/O cycle are based.

20 LIE JASA

Output signals Output signals

  • PCLK (peripheral clock)
  • This frequency is one-half of CLK (or one-sixth of the crystal) with a duty cycle of 50% and is TTL compatible.
  • In the IBM PC this 2. MHz is provided to the 8253 timer to be used to generate speaker tones, and other functions

21 LIE JASA

Output signals Output signals

• READY

  • This signal is connected to READY of the CPU.
  • In the IBM PC it is used to signal the 8088 to indicate if the CPU needs to insert a wait state due to the slowness of the devices that the CPU is trying to contact.

22 LIE JASA

Example Example

A certain IBM PC/XT compatible turbo computer has a crystal of 24-MHz frequency for the XI, X2 inputs to the

  1. Calculate the frequencies provided by the outputs of: (a) OSC (b) CLK (c) PCLK Solution: (a) OSC=24 MHz frequency, same as the crystal frequency (b) CLK=8 MHz, one-third of the crystal frequency of 24 MHz

(c) PCLK=4 MHz, one-sixth of the crystal frequency of 24 MHz

25 LIE JASA

IMPLEMENTASI TUGASIMPLEMENTASI TUGAS

Trafic Light

Uji Coba TL

Rangkaian Relay

Interface LPT