Study with the several resources on Docsity
Earn points by helping other students or get them with a premium plan
Prepare for your exams
Study with the several resources on Docsity
Earn points to download
Earn points by helping other students or get them with a premium plan
A closed book, closed notes test for ece 2030 students in the fall of 2000. The test includes five problems covering topics such as digital logic, switch level circuits, and karnaugh maps. Students are required to show their work and adhere to the georgia tech academic honor code.
Typology: Exams
1 / 6
This page cannot be seen from the preview
Don't miss anything!
ECE 2030 Test 1
Fall 2000
Dr. Heck
Write concise, clear answers.
a) Why do we use both n-type and p-type transistors when building circuits to implement digital logic?
n-type and p-type transistors are not ideal switches. n-type is good at pulling low while p-type is good at pulling high. Using both compensates for the nonideal behavior.
b) What is the purpose of using Karnaugh maps?
It helps to simplify expressions so that we implement the expressions with fewer transistors.
a) Create a switch level implementation for F using n-type and p-type transistors. Assume that both the inputs and their complements are available. Your design should contain no shorts and no floats.
b) Use mixed logic to create a gate level implementation for F using only NOR gates and inverters. Your design should include the complements of the inputs if they are needed. Determine the number of transistors needed for the design.
Number of transistors for part b) 3 × 4 + 4 × 2 = 20
Problem 4 (35 points)
a) Draw the Karnaugh map for F =(B+C)A+AB
b) A truth table is given below. From the truth table, write the SOP and the POS expressions. Then, using a Karnaugh map, express the simplified SOP expression.
Simplified
SOP AC ACD use either
