




Study with the several resources on Docsity
Earn points by helping other students or get them with a premium plan
Prepare for your exams
Study with the several resources on Docsity
Earn points to download
Earn points by helping other students or get them with a premium plan
A midterm exam for the ee 143 course offered at the university of california, college of engineering, department of electrical engineering and computer sciences. The exam covers topics in lithography, thin film deposition, etching, and metallization in microfabrication. It includes multiple-choice and problem-solving questions.
Typology: Exams
1 / 8
This page cannot be seen from the preview
Don't miss anything!





Fall 2001 UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences EE 143 Midterm Exam # 2 Family Name _____________________ First Name ___________________________ Signature _____________________ Make sure the exam paper has 10 pages including cover page This is a 90 minute exam (8 sheet of notes allowed) DO ALL WORK ON EXAM PAGES Whenever possible, use sketches to illustarte your explanations, Numerical answers orders of magnitude off will receive no partial Credit. Problem 1 (30 points). Problem 2 (20 Points). Problem 3 (25 points). Problem 4 (25 points). TOTAL (100 points)
Problem 1 Lithography (30 points total) a.(10 points) Alignment Error calculation A wafer with 100 mm diameter has only two alignment marks lying exactly on the x-axis. The two diagonal alignment marks Al and A2 are near the edge of the wafer with overlay errors (x 1 = + 1 urn, y 1 = + 1 um) and (x 2 = - 1 um, y 2 = + 1 um). Calculate numerical values (with algebraic sign and magnitude) of
i.Run in/out misalignment ii.Rotation misalignment iii.Translation misalignment a.(10 points) An optical lithography process can produce a minimum printable feature (= k 1
A microfabrication process requires a printable minimum feature of 0.3 um with a usable Depth of Focus = 0.4 um. Two optical steppers are available with the following specifications:
λ NA
Stepper AK65 nm (I-line) H. Stepper BJ48 nm (excimer laser)H. Choose which stepper will meet both the minimum feature and DOF requirements? Show all calculations to justify your choice. (c) A.A photoresist has the following response to photon energy dose after development. (i) (2 points) Is this a positive or negative resist?
(ii) (2 points) Sketch below the cross-section of the resist after development with an exposure of 0.5 seconds.
Problem 2 Thin Film Deposition (20 points total) (a) A CVD process deposition rate is known to be surface-reaction limited at 700 C was found to be 1000 A/min (i) (3 points) Calculate the deposition rate at 800 C by assuming the deposition rate is still surface-reaction limited. [Hint: kT at T=300 K is 0.026eV] (ii) (2 points) If the measured deposition rat at 800 C is less than the predicted value of part (i), explain the cause of the devaition in terms of the Grove Model. (iii) (5 points) Propose an experiment to verify the explanation you give in part (ii). (b) The "Liftoff" Process requires a line-of-sight depostion flux. (i) (5 points) Evaporation is a line-of-sight deposition process but is not suitable to practice the "liftoff" process for large diameter wafers. Explain. (ii) (5 points) Sputtering deposition with a large sputtering target is suitable for large-area deposition but it not as directional as the evaporation method. How ill you modify the sputtering equipment to make it suitable to perform the "liftoff" process? Problem 3 Etching (25 points total)
(a) (5 points) The following figure show the cross section of a vertical mask opening over a film. The mask and film have equal thickness. Sketch accurately in the same figure below the cross section of mask and film when the bottom of the film has just cleared. Given: Etching Selectiveity of film:mask = 2:1 (i.e, vertical etching rate of film = 2
Degree of anisotropy for mask etching [Af(mask)] = 0 Degree of anisotropy for film etching [Af(film)] = 0
(B) (5 points) The following figure shows the cross section of a tapered maske opening (45 degree) over a film. The mask and the film have equal thickness. Sketch accurately in the same figure the cross section of mask and film when the bottom of film has just cleared. Also, find the angles of the sloped sidewalss of the mask opening and the film opening. Given: Etching Selectivity of film:mask = 2: Degree of anisotropy for mask etching [Af(mask)] = 1 Degree of anisotropy for film etching [Af(film)] = 1
Problem 4 Metallization (25 points total) (a) (7 points) Pure aluminum is used as teh contact metal to a n+/p junction. A sintering step after metallization shows and electrical short to the substrate which is identified to be the "Aluminum spking" problem. In the table below, indicate whether the al-spking problem will improve, worsen, or unchanged (check the appropriate box) if the following process modification are made. Provide a brief explanation.
Process Modification Decrease the junction depth Improved Worsen Unchanged Explanation Increase the sintering step temperature Improved Worsen Unchanged Explanation
Increase the metal overlap of contact hole ∆ Improved Worsen Unchanged
Explanation
Increase the Al thickness t Improved Worsen Unchanged
Explanation
PECVS a layer of SiO 2 over the Al Improved Worsen Unchanged Explanation
Replace pure Al with Al-1%Si alloy Improved Worsen Unchanged Explanation
Form a metal silicide over teh n+ region before Al deposition Improved Worsen Unchanged Explanation
(b) (6 points) The following cross section show two approaches to achieve local planarization of oxide over metal lines with small spacing between. SOG stands fro spin-on-glass and CVD is PECVD oxide.
Re-sketch qualitatively the two cross sections below if the metal-metal spacing is 3 times larger (with metal width and metal height being the same). (c) (5 points) What is the electromigration failure for interconnets? How do we imprve the electromigration reliability of interconnects? (d) (7 points) Sketch the cross-section of a state-of-the-art, planarized, multilevel metallization scheme for integrated circuits using copper as the interconnects. Label all material layers and the methods of deposition and patterning.